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 Abstract 
Low voltage (LV) residential grids were traditionally designed without 
consideration of renewable energy impacts. In other words, voltage drop was one of 
the main considerations in network planning with respect to the projected peak 
demand. For such design planning, the fixed tap at the secondary side of the 
distribution transformer is usually set between 1.02-1.05 pu in order to compensate 
high voltage drop during peak demand periods. However, as the network is growing 
and penetration of Distribution Generation (DG) units such as photovoltaics (PV) is 
increasing, the operation of networks is changing and voltage profiles in the network 
have been adversely affected. Voltage rise in high PV penetrated locations during 
midday and voltage drop during peak demand periods in the evening are becoming 
the main power quality issues for residential networks. As a current solution for 
overvoltage problem, if bus voltage of any PV inverter passes a pre-set limit, it will 
trip which causes loss of renewable energy. Additionally, non-linear loads inject 
harmonic currents into the grid leading to bus voltage quality degradation. 
These problems are addressed in this research work. As a practical and economical 
solution, this thesis proposes voltage regulation and quality improvement algorithms 
for LV network operation. As part of these techniques, a Dynamic Voltage Restorer 
(DVR) as a series voltage compensator is designed and modelled for regulation and 
quality improvement in both high generation and high demand periods as well as for 
improvement of harmonic distortion in bus voltages. In the proposed method, a 
continuous and online control strategy adjusts the DVR output voltage to minimise 
bus voltage deviations in the entire network while reducing harmonic distortions. 
This maximises PV power injection by eliminating overvoltage trips and also 
provides voltage compensation for the peak demand voltage drop. In addition, it 
reduces the increased network demand caused by voltage rise at constant impedance 
loads which increases branch currents and consequently power losses. 
One of the advantages of this method is that no communication link is required as the 
proposed algorithm uses the locally measured data of compensator in order to 
calculate a compensation voltage by using a provided equivalent line impedance 
(ELI) value for the downstream network of DVR. Avoiding communication links is 
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 important as they are costly and prone to interruption, and introduce complexity into 
the network. As the tap for LV distribution transformer is normally fixed, the 
proposed algorithm can provide the same operation as On-Load Tap-Changer 
(OLTC) for LV grids but with the benefit of continuous and online regulation as well 
as harmonic distortion reduction. In order to achieve the best DVR performance, an 
optimisation algorithm is also proposed using the hybrid of heuristic-based Particle 
Swarm Optimisation (PSO) and Genetic Algorithm (GA). This algorithm uses 
clustered load level of buses during a year to reduce the optimisation computations 
for finding the best location and rating of DVR as well as the best tap setting for 
distribution transformer to minimise the investment cost while maximising voltage 
quality at all buses in the entire year. A sample LV network with PV generation is 
selected in this thesis to study the effectiveness of the proposed approach. 
Furthermore, converter control and synchronisation are critical for using the DVR in 
the network, and therefore, proper algorithms for these issues are also proposed in 
this thesis. In this respect, a control algorithm is designed for tracking of harmonic 
voltage references with minimum error and high disturbance rejection using Internal 
Model Principle (IMP) and feedforward. In addition, an algorithm is proposed to 
preserve the stability and performance of the control system by compensating control 
loop delay and adaptation of control parameters to plant parameter variations. 
Furthermore, the synchronisation required by DVR controller is achieved by 
developing algorithms based on the Synchronous Reference Frame Phase-Locked 
Loop (SRF-PLL) and Frequency-Locked Loop (FLL). Some algorithms are proposed 
for improvement of these methods for having better harmonic rejection and response 
time. Furthermore, these methods are extended by proposed improved algorithms to 
measure selective harmonic voltage angles and amplitudes, apart from those of 
fundamental voltage. These measured values are used by the compensation and DVR 
controller for the generation of compensating reference voltage for DVR. 
The proposed algorithms in this thesis are simulated using PSCAD/EMTDC and 
MATLAB platforms. Several simulation cases are considered, and the results are 
presented to verify the effectiveness and performance of the proposed algorithms as 
compared with the proposed methods in literature. For some of the proposed 
algorithms, Hardware-in-the-Loop (HIL) tests have also been performed in order to 
prove their feasibility. 
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 Chapter 1: Introduction 
In this chapter, a brief introduction to the research problems is provided to 
indicate the motivations behind this research work. The defined aims and objectives 
for the research as well as significances and contributions of the research have also 
been stated. In the end, a brief outline of the thesis structure and research approach is 
provided. 
1.1 BACKGROUND AND MOTIVATION 
The utilisation of local renewable energy resources, such as photovoltaics 
(PV), as distributed generation (DG) units in low voltage (LV) grids around the 
world has had a dramatic increase. For example, in Germany, the nominal capacity 
of PV had increased to 34.8 GW at the end of August 2013 [1]. This high utilisation 
of PV in conventional LV grids brings new challenges to the network operators with 
bus voltage rise as the main issue due to the presence of line impedances throughout 
the network [2-4]. The study of UK distribution networks shows that overvoltage 
occurs between 25% to 30% PV penetration [5]. In order to deal with this issue, the 
current standards suggest that PVs need to be disconnected from the grid whenever 
the standard voltage limit is violated. Therefore, the loss of the renewable energy will 
be an inevitable result of voltage rise. 
Additionally, due to demand growth in LV grids, the issue of voltage drop will be 
unavoidable in peak demand periods, where the voltage drop issue has unacceptable 
impacts on sensitive devices [3] and incurs reduced efficiency and stall of electric 
motors [6]. Additionally, constant power injection at buses increases branch currents 
and consequently power losses because of dropped voltage magnitude. The voltage 
drop issue can be dealt with by higher adjustment of distribution transformer tap 
setting which adversely adds to the voltage rise in the network and causes more loss 
of renewable energy. Therefore, by having a fixed tap setting both these problems 
cannot be resolved. 
Traditionally, LV grids are designed to operate satisfactory during the peak load 
period. In other words, networks are planned such that all bus voltages fall within the 
permissible range, even during peak load periods. In this respect, the transformer tap 
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 setting is normally set in the range of 1.02-1.05 pu. However, as PV penetration 
increases in the LV grids, their injection during high local generation periods usually 
causes a voltage rise. In such events, if bus voltage of any PV inverter passes a 
predetermined limit, it will trip. It is worth nothing that the tap of the LV distribution 
transformers is usually adjusted seasonally and is fixed during the operation. 
Therefore, ideally, with online voltage adjustment on the secondary side of the 
transformer, a great deal of voltage issues could be avoided. On-Load Tap-Changer 
(OLTC) is a solution but it incorporates limited discrete tap settings and cannot 
regulate bus voltages in a continuous manner in the distribution network. Reduction 
of harmonic voltages is not possible by this method as well. In addition, unlike 
voltage compensators, it can only adjust the voltage at the secondary side of the 
distribution transformer. All these issues prevent this method from having an 
optimum performance for minimising voltage deviations in the network. 
As proposed in this thesis, a practical solution is utilising series voltage 
compensators in the network as Dynamic Voltage Restorer (DVR) which can be 
applied to traditional networks to overcome these issues. This compensator which is 
placed in series to the grid can push up or pull down bus voltage levels by injecting 
reactive and active power. Compensators can be distributed in the network in order 
to locally compensate bus voltages. However, it would be less costly and easier to 
manage, if one compensator with enough power rating was used to minimise bus 
voltage deviations. The compensator must be placed at an optimum location so that 
minimum required rating as well as minimum voltage deviations are achieved. 
Moreover, nonlinear loads inject harmonic currents to the grid and introduce voltage 
distortions at buses. Elimination of these harmonics is possible by local harmonic 
compensation using series voltage compensators at buses [7]. However, by having a 
single compensator in the network, the harmonic distortion of bus voltages cannot be 
eliminated but can be reduced. 
The compensation of fundamental voltage component and selective harmonic content 
must be performed online so that voltage quality improvement is always achieved 
during network operation for any demand and generation levels. This requires 
developing online and stable voltage regulation and quality improvement algorithms. 
Regulating bus voltages increases the efficiency of electrical networks and the 
renewable energy penetration. A reliable algorithm should not need any 
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 communication links between buses and compensator because such links are 
vulnerable to interruptions and the reliability of compensation algorithm is 
endangered. 
Furthermore, the compensator which is in fact a Voltage Source Converter (VSC) 
needs to be controlled to track a desired reference compensating voltage with 
minimum error and enough disturbance rejection. The control algorithm needs to be 
robust such that its performance and stability is preserved in different working 
conditions. Additionally, control of output for tracking selective harmonic reference 
voltages is an issue which can be dealt with by incorporating different control 
algorithms while all have their own benefits and drawbacks [8]. Control design based 
on Internal Model Principle (IMP) is a method for design of reference tracking 
algorithms in which stacked resonant compensators minimise the error in tracking a 
reference voltage containing harmonic references. This method theoretically has the 
benefit of eliminating the steady-state tracking error as well as full degree of freedom 
in placement of poles by adjusting the state feedback gains for tuning the control 
performance [9]. 
Additionally, issues of controllers including computation delay of digital controller 
and plant parameter variations, which adversely affect the control performance, need 
to be investigated and resolved. The solution for the former issue could be 
compensation of loop delay, using a model-based predictor which brings the problem 
of prediction model inaccuracy with presence of plant parameter variations. 
Therefore, by developing an adaptive algorithm, parameter variations can be 
considered, and their adverse effects are eliminated or reduced. The adaptive 
algorithm can be further extended to adapt the feedback and feedforward control 
coefficients to these parameter variations so that controller performance and stability 
are maintained. 
DVR controller, however, needs to be synchronised with the grid voltage at its 
connection point and have information about the selective harmonic content of this 
voltage for the purpose of distortion compensation. This necessitates introducing 
stable and accurate algorithms for measurement of magnitude, angle and frequency 
of fundamental and harmonic components of a potentially highly distorted voltage. 
For this purpose, Phase-Locked Loop (SRF-PLL) and Frequency-Locked Loop 
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 (SOGI-FLL) algorithms which are widely used for measurement of fundamental 
frequency content need to be improved and extended. 
1.2 AIMS AND OBJECTIVES 
The main objective of this thesis is to develop stability and quality 
enhancement algorithms for distribution networks which contain DG units. 
Investigating solutions for introduced adverse impacts of DGs and demand growth, 
including voltage regulation and quality problems, and utilising series compensators 
as a solution as well as considering practical aspects of using these devices, including 
synchronisation, converter control and stability, are the main focuses and aims of this 
thesis. 
In order to achieve these objectives, different algorithms are developed and 
integrated throughout the thesis in order to deliver combined solutions for the above 
mentioned problems. Therefore, the following objectives are defined and addressed 
in this thesis. 
• Development of synchronisation algorithm for measurement of disturbed 
grid voltage amplitude, angle and frequency for having a synchronised and 
stable operation of the voltage compensator. 
• Extending the algorithm for selective harmonic measurement to be used 
for computations of selective harmonic compensation algorithm. 
• Development of DVR converter control algorithm for tracking of a 
reference voltage including selective harmonic references with minimum 
error. 
• Improving the control algorithm by compensating the control loop delay 
caused by computation delay and plant parameter variation effects on the 
control system. 
• Development of an approach for fining an optimised location for DVR and 
an optimised configuration for distribution transformer in order to achieve 
the minimum voltage deviations in the network with minimum rating for 
DVR. 
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 • Comparison of series compensation and shunt compensation using 
Distribution Static Synchronous Compensator (D-STATCOM) in order to 
justify the series compensation. 
• Development of regulation and power quality algorithms for online 
compensation of network bus voltages and harmonic distortions while 
demand and generation levels at buses fluctuate. 
• Comparison of the proposed algorithms with the existing proposed 
methods in literature. 
1.3 SIGNIFICANCE AND SCOPE 
The current solutions for the high voltage rise and drop problems caused by 
increased utilisation of renewable energy resources in LV grids introduce ineffective 
utilisation of renewable energy resources. These issues need to be considered, and an 
appropriate solution for both problems needs to be developed. This research work 
proposes the use of series voltage compensators in an optimum network 
configuration as a solution. Some other aspects of using these devices including 
synchronisation and control algorithms have also been investigated and designed in 
order to be integrated as a comprehensive solution for utilising these devices. In 
addition, the proposed approach in this thesis provides the following advantages: 
• A single compensator with optimum rating and placement is considered 
for the voltage quality improvement of the whole network which reduces 
implementation, operation and electricity loss costs. 
• Bus voltages are regulated online during network operation with variable 
demands and generations. 
• PV units can inject their maximum available power with no voltage rise 
problem, and consequently, no loss of renewable energy is encountered. 
• High bus voltage drops caused by demand growth in peak load periods are 
reduced, and their adverse effects on sensitive loads are eliminated. 
• Harmonic distortion is also considered and a compensation algorithm is 
developed for reduction of harmonic distortion of bus voltages. 
• Stable and proper operation of VSC is ensured by designing adaptive 
control and synchronisation algorithms. 
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 1.4 ORIGINAL CONTRIBUTIONS 
Based on the aims of the research, the contributions of the thesis for each part 
of the research are stated in the following. 
 Synchronisation Algorithm 1.4.1
• A synchronisation algorithm based on Synchronous Reference Frame 
Phase-Locked Loop (SRF-PLL) is proposed and developed for 
measurement of angle and frequency of grid voltage in presence of 
harmonic distortion. The algorithm uses Moving Average Filter (MAF) for 
harmonic cancellation and is adaptive to frequency variations by a new 
method which is suitable for high sampling rates so that effective 
harmonic rejection is obtained in presence of grid voltage frequency 
variations. 
• An improved model for the PLL structure is proposed which includes the 
response of system to frequency variations as well as phase variations. 
• A feedforward method for improvement of large-signal operation of the 
algorithm is also proposed and designed. 
• Algorithm is extended for selective harmonic amplitude and phase 
measurement with a new structure which needs limited number of 
harmonic stages by incorporating MAFs. 
• Frequency-Locked Loop (FLL) structure is modified by using MAFs and 
integrated with PLL to form a new structure to be able to eliminate the 
error in frequency measurement caused by harmonic pollution and be able 
to measure the input signal angle as well. 
 Converter Control Algorithm 1.4.2
• An improved pole placement method for calculating state feedback 
coefficients is proposed for maximising the disturbance rejection while 
maintaining the desired stability margins. 
• A model-based adaptive prediction method for the control loop delay 
compensation is proposed and designed. The compensation method can 
effectively compensate the computation delay of digital controller and 
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 preserve the stability margins of the system in presence of plant parameter 
variations. 
• An adaptive control system is proposed to maintain the stability and 
performance of control system in presence of plant parameter variations. 
 Voltage Quality Improvement Algorithm 1.4.3
• A new improved optimisation technique is proposed and developed in 
which practical objectives in the network, such as voltage deviation 
minimisation, can be achieved by finding optimum placement and sizing 
for DVR and D-STATCOM in the network as well as finding optimum tap 
setting for distribution transformer. The algorithm uses clustered bus load 
levels in order to reduce the optimisation computations. 
• A new online regulation algorithm by incorporating DVR is proposed and 
designed in which only DVR locally measured data are required by the 
controller. Thus, in this method, no communication links between buses 
and DVR are needed for regulation of bus voltages while bus demands and 
generations are varying in the network. 
1.5 THESIS OUTLINE 
The remaining contents of this thesis are organised in five chapters. Chapter 2 
provides preliminary studies on synchronisation algorithms, converter control 
algorithms and voltage regulation and quality improvement algorithms in order to 
present the gaps and shortcomings in the previous related research. Chapter 3 
includes the design of synchronisation algorithms for grid-connected devices which 
are used for synchronisation of designed compensator to the grid voltage. Some 
different configurations for implementation of synchronisation algorithms are 
provided, and measurement of selective harmonic content is considered in the 
algorithms as well. Simulation and experimental results are also provided for 
verification of proposed algorithms. Chapter 4 deals with design of the reference 
tracking control algorithm by which a desired reference voltage is tracked by 
converter output with minimum error. The design also includes the tracking of 
selective harmonic voltage references which is required for selective harmonic 
compensation. Provided simulation and experimental results verify the proposed 
algorithms. Chapter 5 provides the optimisation approach in finding optimum rating 
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 and placement of the voltage compensator in the network. Two type of 
compensators, shunt and series, are compared and the use of series compensator is 
justified. In addition, an online voltage quality improvement algorithm is provided in 
order to minimise network voltage deviations and be able to make the most of 
renewable generation and reduce electricity power losses. Effectiveness of proposed 
algorithms is verified by providing simulation results. Chapter 6 is the final chapter 
which concludes the achievements of the research and provides some 
recommendations for future scope of the work. 
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Chapter 2: Preliminary Studies 
This chapter includes the review of previous research studies relating to the 
scopes of this thesis. The aim of this chapter is to investigate and discuss research 
gaps and shortcomings with reference to research literatures to justify the 
motivations behind the research work conducted in this thesis. The research review 
investigates on synchronisation, control, optimisation and regulation areas which are 
provided in the following sections. 
2.1 HISTORICAL BACKGROUND OF SYNCHRONISATION 
ALGORITHMS 
Almost all grid-connected devices, such as battery or photovoltaic inverters as 
well as voltage compensators, require synchronisation with the fundamental 
frequency of the grid voltage which may be highly distorted by harmonics and have a 
limited variable frequency. Improving synchronisation speed and accuracy leads to 
enhanced accuracy and stability of device control algorithms. Many methods have 
been proposed in order to detect the frequency and phase of the grid voltage. 
Synchronous Reference Frame Phase-Locked Loop (SRF-PLL), which is a closed 
loop feedback control system, is widely used for this purpose because of its desirable 
performance, simple structure, and robustness in presence of signal distortions [10]. 
It can regulate the steady-state phase error to zero and is also able to measure the 
frequency of the input signal. In an SRF-PLL, the input signal is transformed to the 
synchronous reference frame in order to obtain the dq components. However, these 
components for single-phase signals are obtained in the virtual synchronous 
reference frame by generating the orthogonal component of input signal. Various 
methods have been proposed for this purpose, including Second Order Generalised 
Integrator (SOGI), All Pass Filter (APF), transport delay, Hilbert transform, and 
inverse Park. All these methods have their own advantages and drawbacks [11-14]. 
SOGI has a limited bandwidth which reduces the harmonic content of the output 
while reducing the speed of conversion, but it is widely used and can be easily 
adapted to frequency variations [15-17]. Frequency response of APF has a flat unity 
gain, and therefore, harmonics are present at the output of the filter. Nonetheless, it 
has an easy implementation with a very low amount of computations. Transport 
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 delay consumes some memory to store the previous samples of the input for the 
duration of a quarter of a period. Hilbert transform in not causal and it must be 
approximated by a causal finite impulse response (FIR) filter. Frequency response 
gain of this high-pass filter is strongly dependent on the filter order. In order to make 
the gain closer to unity, the order of filter must be increased [18]. This increases the 
conversion delay as well as the amount of required memory. 
Besides, the generated dq components are polluted with harmonic ripples. It is 
caused by DC and harmonic content of input signal and limited filtering capability of 
quadrature signal generator. A filtering method is required to attenuate or eliminate 
the harmonic ripples of the dq components for which some modified versions of 
SRF-PLL have been reported. A low pass filter (LPF) as the loop filter can be 
effective in attenuating the harmonics, although it cannot eliminate them completely. 
Limiting the bandwidth of LPF reduces the amplitude of ripples while introducing 
more delay in the control loop. Therefore, notch filters (NF) have been suggested as 
an effective solution [19-21]. Moving Average Filter (MAF) which is a FIR notch 
filter is widely used because of its simple digital realisation and effectiveness in 
terms of the computational load [22, 23]. MAF filters out the periodic ripple content 
of dq components, but it limits the loop bandwidth and reduces the response speed. 
Some methods like delay compensator [24, 25] and lead compensator [26] have been 
proposed for compensation of this delay. Another compensation method proposed in 
this thesis is using feedforward as an alternative method which can improve the 
performance in response to large phase variations. In [27-29] feedforward algorithms 
for other PLL structures are presented. However, in this thesis, feedforward is 
improved with respect to computational burden and is used to compensate the slow 
response of MAF. 
MAF has also a frequency dependency problem, and for having an effective 
performance, its window length must be varied dependent upon the frequency of the 
input signal. Some adaptive methods based on variable window length and variable 
sampling rate have been proposed to deal with this problem [30-35]. In the variable 
length method, linear approximation of sample values is used when the window 
length is changed for the interval between two consecutive samples. This method is 
not accurate with low sampling rates and cannot be used with high sampling rates 
where window length must vary more than one sampling interval. On the other hand, 
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the variable sampling rate method has difficulty in digital implementation. Therefore, 
in this thesis, an improved and accurate frequency adaptive MAF is proposed which 
can be used with high sampling rates. 
Furthermore, for proper PLL controller tuning, deriving a model of the PLL system 
is required. Small-signal modelling methods for SRF-PLL are presented in [21, 26, 
30, 31]. However, they do not include the response to frequency variations which is a 
part of the frequency adaptive PLL. Additionally, the frequency response of single-
phase virtual SRF transformation needs to be included in the model as well. 
Therefore, in this thesis, an improved modelling method for single-phase SRF-PLL is 
proposed which includes the response to both the phase and frequency variations of 
the input signal. 
Apart from PLL, there is another structure called Second Order Generalised 
Integrator-Frequency Locked Loop (SOGI-FLL) which directly measures the signal 
frequency [15, 36]. This structure can also be extended with PLL to measure the 
phase as well. However, it will be shown in this thesis that harmonic pollution in 
input signal generates an error in the frequency measurement of FLL. Therefore, an 
improved structure is proposed which utilises MAF and PLL in FLL structure in 
order to eliminate the error caused by harmonics. 
In addition to the fundamental component, harmonic measurement is essential for 
implementing selective harmonic compensation algorithms. In [21, 37-39] some 
harmonic measurement methods are provided which use stacked open loop stages for 
each selective harmonic frequency. These algorithms operate by eliminating the 
unwanted harmonic contents from input signal in each stage. However, since only 
limited selective harmonics are measured, all the harmonic content cannot be 
eliminated, and output ripples still exist in different stages. Therefore, for highly 
disturbed signals, numerous harmonic stages are required for effective elimination of 
harmonic content from input signal. In this thesis, an algorithm is proposed in which 
MAFs are used in closed loop selective harmonic stages to eliminate all the 
unwanted harmonic content so that effective elimination of harmonic ripples at 
output of stages is achieved. 
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 2.2 HISTORICAL BACKGROUND OF CONVERTER CONTROL AND 
ADAPTIVE ALGORITHMS 
The proper and stable control of compensator converters which inject reactive 
and active power to the grid is an important issue. The tracking error of fundamental 
and harmonic voltage references must be controlled to minimum, and the transient 
response must be fast enough for the application. All these criteria determine the 
accuracy requirements of the control algorithm, and they are summarised in [40] as: 
no phase and amplitude errors (ideal tracking) with high disturbance rejection, 
providing high dynamic response of the system, limited or constant switching 
frequency, low Total Harmonic Distortion (THD) and good DC-link voltage 
utilisation. Control algorithm must be able to satisfy all these issues as much as 
possible as well as being simple enough for realisation. 
Many methods have been proposed for this purpose. Conventional PI controllers 
have fast dynamics, but they are able to eliminate the tracking error only in the 
synchronous reference frame (dq), and thus, harmonic tracking and rejection is 
limited. 
Repetitive Controller (RC) and Proportional-Resonant (PR) controllers are developed 
based on the idea of Internal Model Principle (IMP) in which the compensator 
includes an internal model of the reference input in order to have zero steady-state 
error [41]. RC can eliminate the steady-state error in response to periodic references 
and disturbances. With this controller, high control loop gains at integral multiples of 
the fundamental frequency are achieved, and consequently, it can be used for 
harmonic reference tracking. RC controllers have slow dynamic response, but some 
variations of RC controller such as Proportional-RC and odd-harmonic repetitive 
controller have been proposed to improve the dynamic response [8]. PR controller is 
used when control variables are sinusoidal. It is defined directly in the stationary 
reference frame as, 
 ( ) 2 2
0
2
2
c
P P
c
RR
sG s K K
s s
ω
ω ω
= +
+ +
,  (2.1) 
where ω0 is the desired resonant frequency. ωc is the introduced cut-off frequency for 
increasing damping factor to avoid problems in the discrete-time realisation related 
to pole placement at the border of the unit circle [42]. PR controller has a high gain 
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at around the resonant frequency, and thus, it can eliminate the steady-state tracking 
error effectively with good dynamics. Selective harmonic compensation with PR 
controller can be achieved by stacking several resonant controllers with specified 
resonant frequencies as, 
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where h is the harmonic order. One advantage of this stacked configuration is that 
compensators do not affect the dynamics of each other because they only influence 
the frequency range in vicinity of their resonance frequencies [8]. Nonetheless, 
design of PR controller is difficult compared to PI controller because it is a multi-
order compensator [43]. 
State feedback control is another approach in which state feedback gains are 
calculated based on the methods in multivariable control theory, such as pole 
placement or Linear Quadratic Regulator (LQR), to have sufficient damping [40, 41]. 
One of the benefits of this method is the full degree of freedom in placement of poles 
by adjusting the state feedback gains [42]. In this control method, the transient 
tracking errors are large, and there is a steady-state tracking error. Feedforward for 
both reference input and disturbance can be added to the system to reduce the 
transient and steady-state tracking error [44]. In addition, this method can be 
improved by considering the IMP. For the a sinusoidal reference input, a resonant 
compensator can eliminate the steady-state tracking error [45, 46]. Therefore, this 
improved structure has the benefits of both the resonant and state feedback 
controllers. Pole placement technique can be used for defining state feedback gains. 
As a proposed method for pole placement, [42, 47] suggest the placement of all poles 
on a circle with centre at the origin of the z-plane and with a radius close to unity. 
However, by using this method, achieving the maximum disturbance rejection, 
desired stability margins and desired transient performance simultaneously is hard, 
and therefore, in this thesis, an improved pole placement technique by modifying this 
method is proposed so that the desired performance is achieved. 
Furthermore, an intrinsic problem of digital controllers is the time required for the 
control computations due to their limited working frequency. This computation 
delay, which is less than or equal to one sampling interval, reduces the phase margin 
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 by introducing a phase lag to the control loop frequency response and may even 
cause instability. This delay can be included in the design of controller so that the 
bandwidth of system is reduced in order to compensate the phase lag at the unity gain 
frequency. This reduced bandwidth of control system is not desired and therefore, 
delay compensation methods based on linear extrapolation, phase lag compensation 
and model-based predictor have been proposed in [48-52]. The two former methods 
has the problem of added states to the system as well as the limited frequency range 
of compensation which makes them less efficient for design of high bandwidth 
controllers. There are also adaptive FIR filters implemented by Least Mean Square 
(LMS) algorithm as predictors [53, 54], but this method may have problem in 
convergence and stability of filter weights. 
The model-based predictors such as Smith predictor [55] and Internal Model Control 
(IMC) [56] are two examples of model-based predictors which can be simply 
implemented. Ideally, by prediction of future values of plant currents and voltages 
for the duration of delay, the effect of delay is eliminated and the controller can be 
designed without considering the time delay. However, they rely on the model of the 
plant whose current and voltage values are predicted, and therefore, robustness of 
control may suffer from model uncertainties and parameter variations. Therefore, 
adaptation to plant parameter variations is necessary for maintaining performance 
and stability of system. Some adaptive methods have been proposed to deal with 
parameter variations for model-based prediction techniques [57]. Parameters of the 
plant, for instance the value of filter capacitor and inductor, can be estimated and 
updated dynamically by measuring the variation of current and voltages. 
Therefore, in this thesis, a model-based prediction algorithm is used and an adaptive 
method is also proposed in which some correction terms are defined based on the 
estimated values of filter capacitor and inductor in order to modify the predictor 
model. An adaptive algorithm is also proposed to maintain the stability margins of 
the control system by modifying feedback and feedforward gains with correction 
terms defined based on the estimated plant parameter values. 
2.3 HISTORICAL BACKGROUND OF OPTIMISATION TECHNIQUES 
The electric power grid consists of synchronous generators, transformers, 
transmission lines, switches and relays, active and reactive compensators, controllers 
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and various constraints. Thus, it is a non-linear, non-stationary and uncertain system. 
In order to have various operation actions, design decisions and control objectives for 
the system, an optimisation problem needs to be defined and solved. Such a problem 
does not have a straightforward solution. In addition, first, the optimisation technique 
must be properly selected based on the nature of the problem. Secondly, all aspects 
of the problem must be considered. Thirdly, all the system constraints need to be 
included, and lastly, a comprehensive fitness or objective function which should not 
be too complicated must be defined [58]. In a simple form, the optimisation problem 
can be expressed as given in (2.3), where x and u are the decision variables, and the 
equality and inequality constraints are defined by g and h functions. 
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Various methods exist for solving the optimisation problems. The optimisation 
problems which are deterministic include some known parameters. Nevertheless, 
almost all the real world optimisation problems include some unknown parameters. 
Stochastic programming models are therefore required to include the probability 
distribution function of variables in the problem formulation. This technique is 
referred to as Dynamic Programming (DP) [58]. It is proven mathematically that DP 
can find an optimal solution for the problem and has been used for solving power 
system planning and operation optimisation problems [59-62]. However, this 
technique has some disadvantages. The DP algorithm cannot be solved in most of the 
optimisation problems. It also requires huge amount of computational effort which 
increases exponentially by the dimensions of the problem. These restrictions may 
result in a suboptimal solution [63]. 
Optimisation techniques which are based on computational intelligence, such as 
Genetic Algorithm (GA) and Particle Swarm Optimisation (PSO), can be used to 
overcome the issues of DP [58]. GA can find the approximate solutions to the 
optimisation problem as a search technique [64]. GA uses techniques inspired by 
evolutionary biology such as inheritance, recombination (or crossover), natural 
selection and mutation. It can find good solutions fast, in even complicated search 
hyperspaces. However, it has some disadvantages. GA tends to converge towards the 
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 local optima, if the objective function is not defined properly. It also has difficulty in 
operating on dynamic data sets. In addition, other optimisation techniques may find 
better solutions in a specified computation time, for the same optimisation problem 
[58]. 
PSO is another evolutionary technique which was inspired by the social behaviour of 
swarm of insects. In PSO, a population of particles move through the problem 
hyperspace with velocities defined based on the exchanged information among the 
particles in order to find the optimal solution. Each particle is a candidate solution for 
the problem. The velocity of each particle, in each iteration step, is adjusted 
randomly according to the best position found so far by that particle and the best 
position among all the particles in the problem hyperspace. The ‘particle’s best’ and 
the ‘global best’ positions are defined by the evaluation of the objective function of 
the problem. Therefore, movements of particles evolve to an optimal or near-optimal 
solution [58]. 
PSO in not sensitive to the nonlinearity of the objective function or the number of 
decision variables and is able to converge to the optimal solution in many problems 
where analytical methods may fail to converge. In a power system, the optimisation 
problems are large-scale, mixed-integer and non-linear problems and exact 
mathematical methods can hardly be applied to solve them, and therefore, heuristic 
approaches, such as PSO, are widely used. Effectiveness of PSO in finding a solution 
to different optimisation problems in power systems has been shown [65-68]. 
Compared to other similar optimisation techniques, like GA, it has some advantages 
[58]. It is easier to implement and fewer parameters need to be adjusted. In addition, 
particles memorise their best value and the global best value which introduces a more 
effective memory capability. Furthermore, it is able to keep the diversity of the 
swarm. In GA, only good solutions are saved and the population is evolved around 
the group of best individuals. But in PSO, all the particles try to improve themselves 
by knowing the position of the best particle.  
In PSO, a number of particles as n-dimensional vectors with random positions and 
velocities in the n-dimensional optimisation hyperspace are defined while each 
particle represents a candidate solution for the optimisation problem. The problem is 
finding a location for the voltage compensator with the minimum investment cost. 
The vector magnitudes in each dimension are decision variable values which include 
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location and voltage of the compensator. The problem is defined by a desired 
objective function as the minimum investment cost based on the decision variables. 
Particles estimate their fitness using this function, in each optimisation iteration step. 
Therefore, they have information about their own best fitness position found so far as 
well as other particles’ via exchange of information. Based on these data, they update 
their velocities and positions in the optimisation hyperspace such that finally they all 
converge to an optimum position. The vector magnitudes in each dimension in this 
position shape the optimisation solution. 
The mathematical representation of the PSO approach is provided as follows. The 
position of the i-th particle in the n-dimensional real-valued problem space is defined 
by a vector as ni ∈x  . The velocity of the particle is also a vector as 
n
i ∈v  which 
defines the movement of particle in every dimension in each iteration step, k, as 
follows [69]. 
 1k k ki i i
−= +x x v ,  (2.4) 
where, 
 ( )1 1 n, , ,k k k ki i i ix x x=x  ,  (2.5) 
 ( )1 2 n, , ,k k k ki i i iv v v=v  .  (2.6) 
Each particle has the knowledge of its best position found so far, pi, based on the 
evaluation of the objective function in the previous iterations as well as the 
information about the best position found so far by all the particles, pg. The relative 
importance of these two factors can be variable for different particles in different 
iterations. Therefore, a random weight is assigned to each part and the velocity is 
defined as, 
 ( ) ( )1 1 11 1 2 2k k k ki i i i i i g iϕ ϕ− − −= + ⋅ − + ⋅ −v v r p x r p x ,  (2.7) 
where φ1 and φ2 are acceleration constants and are two positive numbers. r1i and r2i 
are two n-dimensional vectors with random values uniformly distributed between 0 
and 1. This equation has three components. The first one is the inertia component 
which models the tendency of particle to move in its previous direction. The second 
part is referred to as memory and defines the attraction of the particle towards its best 
position, pi, which has given the corresponding pbesti value for the objective function. 
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 The third one, which is referred to as cooperation, is the attraction of the particle 
towards the global best, pg, with corresponding fitness value of gbest. 
PSO is implemented iteratively by initialisation of a random distribution of a 
determined number of particles in the problem hyperspace at first. Then, in each 
iteration step, the fitness value for each particle is calculated and compared with the 
pbesti. If a better fitness is achieved, pbesti is updated with this value and pi is also 
updated with the current position of the particle. In addition, by finding the particle 
which gives the best fitness value, gbest is updated and pg is located. Afterwards, the 
velocities and positions of all the particles are updated by using (2.4) and (2.7). This 
procedure continues until a stopping condition is met. The condition could be a 
maximum number of iterations, a sufficient fitness value or a maximum relative error 
for gbest or pbesti of all particles in consecutive iterations. Some or all the above 
conditions can be checked simultaneously for the earliest one to be met. 
The standard PSO has a tendency to become unstable and explode, if no limitation is 
put on the velocity of the particles [67] because of the stochastic characteristics of 
the velocity which creates an uncontrolled trajectory and makes the particles follow 
wider cycles in the problem hyperspace [70]. Therefore, in order to damp the 
oscillations, the velocities of particles in every dimension must be limited to max dV± , 
where index d denotes the d-th dimension. 
 PSO Variants 2.3.1
PSO can be improved by manipulating the acceleration constants or the inertia 
component of the velocity. In addition, PSO can be modified to be used for discrete-
valued vector dimensions. Hybridisation of PSO with other evolutionary techniques 
has also been proven to be effective in improving the performance of PSO. All these 
modifications are described in this section. 
Inertia based Particle Swarm Optimisation 
In this method an inertia constant, w, is multiplied by the inertia component of 
(2.7), as follows [71]. 
 ( ) ( )1 1 11 1 2 2k k k ki i i i i i g iw ϕ ϕ− − −= + ⋅ − + ⋅ −v v r p x r p x   (2.8) 
The inertia constant can be a fixed term or can change dynamically. It can change the 
search behaviour of particles. A high value at the start of optimisation causes freer 
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movement of particles to find the global optimum region. After finding the region for 
the optimal solution, a low value for the parameter changes the search behaviour 
from explorative mode to exploitative mode in order to narrow the search region. 
However, the disadvantage of this method is that a decreased inertia weight holds the 
particles from searching the new regions [58]. 
Constriction factor Particle Swarm Optimisation 
The update rule by this method is defined by (2.9) [72]. 
 ( ) ( )1 1 11 1 2 2k k k ki i i i i i g iϕ ϕ− − − = + ⋅ − + ⋅ − v v r p x r p xX ,  (2.9) 
where X is the constriction factor coefficient and is calculated as follows [72]. 
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max max max
2 , 4
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, 4
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ϕ ϕ ϕ
ϕ

>
− + −= 
 ≤

X
K
K
  (2.10) 
K is a constant between 0 and 1. Typically, φmax is set to 4.1 to have a stable 
optimisation process [58, 72], and the acceleration coefficients which must meet 
(2.11) are typically chosen to be equal numbers as 2.05. 
 1 2 maxϕ ϕ ϕ+ =   (2.11) 
Convergence of particles is improved over time by using this method. Because it 
damps the oscillations once the particle moves towards the optimal point in an 
optimal region. Moreover, this method has better performance compared to the 
inertia weight approach [73] and does not require velocity limiting for convergence 
[72]. 
Discrete PSO 
The concept of optimisation can be extended to discrete-valued search spaces 
as well as the real-valued ones where particle vectors include discrete values in some 
dimensions. When the discrete values are integer, this is possible by rounding off the 
real values to the nearest integer in each iteration [74]. Therefore, first, by using 
Equations (2.7) and (2.4), the new real-valued position for the particles are calculated 
as k ni ∈x  . Then, the values of integer dimensions are rounded by using (2.12). 
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  ( )d dround ,k ki iX x= ∈   (2.12) 
where d is the dimension of an integer-valued variable. 
Hybrid PSO 
In some cases, premature convergence and poor fine-tuning of the final 
solution, because of local optima, can occur in PSO. Therefore, PSO can be evolved 
by combining the strengths of PSO and other evolutionary techniques. One of the 
most common hybridisation methods is the use of GA in PSO. Selection, crossover, 
and mutation have been used in the PSO algorithm in order to improve the diversity 
of the population during optimisation and by means of that, escape from local optima 
[58, 66, 75]. 
Crossover which involves the reproduction and recombination of genes and is also 
referred to as breeding is a powerful aspect of the GA. In order to implement the 
crossover, a set of parent particles are selected for crossover after the location of 
particles are updated in the iteration step. The set is randomly chosen with a defined 
probability of selection which is referred to as crossover probability. Then, two 
random particles are selected from the parent population for crossover, parent1 and 
parent2. This is repeated until all the parents in the population are chosen. The 
parents are then replaced by their children, child1 and child2, and thus, the 
population size remains constant. The children’s positions are calculated by using 
arithmetic crossover for the parents’ positions, as follows [76, 77]. 
 
( )
( )
1 1 2
2 1 2
1 ,
1 ,
k k k k k
child x parent x parrent
k k k k k
child x parent x parent
= ⋅ + − ⋅
= − ⋅ + ⋅
x r x r x
x r x r x
  (2.13) 
where rx is a vector of random values uniformly distributed between 0 and 1. The 
crossover of parent’s velocity vectors, as suggested in [76], can be performed by 
calculating the sum of parents’ velocity vectors and normalising the result to the 
original length of each parent’s velocity vector. Thus, each parent affects the 
direction of each child’s velocity vector equally, and by normalisation, the velocities 
of children are avoided from becoming too fast or too slow. However, a crossover 
approach similar to the one used for the positions is proposed for use in this thesis 
and applied to the velocity vectors, as follows. 
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( )
( )
1 1 2
2 1 2
1 ,
1 ,
k k k k k
child v parent v parrent
k k k k k
child v parent v parent
= ⋅ + − ⋅
= − ⋅ + ⋅
v r v r v
v r v r v
  (2.13) 
where rv is a vector of random values. By using crossover, the offspring particles 
have the partial properties of the parents and benefit from both of them. The 
arithmetic crossover of positions in the search hyperspace distributes the children in 
the space extended across the parents’ positions. This lets the particles to examine 
the search space between particles. For instance, if two parents are located at two 
different local optima, a crossover could lead to a scape from the traps and 
potentially find a better optimum position. In addition, the method used for velocity 
crossover benefits from partial selection of parents’ velocity properties in a random 
manner. This improves the diversity of velocities during optimisation which may 
lead the particles to a better optimum position. Nonetheless, even if optimisation 
escapes from local optima, in different optimisation executions it may find more 
solutions to the problem. These suboptimal solutions may be close to the optimal one 
in the objective function value, and the difference can be overlooked. Therefore, any 
of the solutions can be selected as the desired solution based on other criteria which 
have not been considered in the objective function. 
Use of different optimisation techniques in finding the minimum investment cost by 
optimum placement and sizing of series and shunt compensators have been reported 
in [78-82]. However, they do not consider different loading conditions in the 
network. In this thesis, in order to consider the different loading conditions in a 
computationally efficient form, an optimisation approach is proposed in which 
clustered load levels of buses in a year are considered. The utilisation rates of 
clustered load levels are used to weight the objective function so that their influence 
on the optimisation is proportional to their duration. This results in a more optimum 
sizing, and therefore, reduced investment cost for the compensator. In addition, in 
this thesis, the effect of distribution transformer tap setting on optimisation is also 
considered. This parameter can also be defined as a decision variable, because 
depending on the clustered load levels of the buses and their durations, a more 
optimum solution could be achieved with a fixed tap setting of higher or lower than 1 
pu. 
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 2.4 HISTORICAL BACKGROUND OF VOLTAGE REGULATION AND 
QUALITY IMPROVEMENT ALGORITHM 
The issue of voltage level fluctuations in distribution networks has become 
important with increasing number of DG penetration. The increasing generation level 
results in voltage rise above the permissible level [83]. IEEE standard for grid-
connected PVs suggests that PV inverter should be disconnected in maximum time 
of 120 cycles, if its bus voltage passes the upper limit [84]. Therefore, the amount of 
renewable energy generation is limited by voltage rise. This necessitates developing 
algorithms for active management of distribution network. Current active network 
management plans can be categorised as centralised (or coordinated) control, semi-
coordinated and decentralised (or distributed) control strategies [85]. 
Centralised control strategy uses a wide range of communication links from the 
substation to the rest of the network in order to coordinate different devices in the 
network, such as On-Load Tap-Changer (OLTC), static VAR compensator (SVC) 
and voltage regulator, to provide voltage regulation. Therefore, they provide wide 
coordination but require high implementation cost and extensive control [85]. The 
simplest algorithm based on this approach is coordinated voltage level management 
to adjust the substation voltage by changing the set point of the automatic voltage 
regulator relay based on the maximum and minimum voltages in the distribution 
network [85]. 
On the other hand, the two other types of strategies, semi-coordinated and distributed 
control, control DG unit locally while coordinating the unit with a limited number of 
network devices [85]. These strategies can improve the overall network regulation 
with reduced cost for communication links as well as fast response to rapid local 
voltage variations [86]. Additionally, local control avoids the need for design of an 
extensive control. The proposed methods for these strategies include power factor 
voltage control method, reactive power compensation method, OLTC, generation 
curtailment and storage [87] which are reviewed as follows. 
 Generator Power Factor Control (PFC) 2.4.1
If the amount of injected or absorbed reactive power by DG is controlled to 
compensate voltage variations caused by active power injection, voltage fluctuations 
can be maintained within the standard limits [88, 89]. For this purpose, three modes 
of operation on a rule based algorithm, including unitary, inductor and capacitive 
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power factors, are considered in [90]. However, IEEE standard for grid-connected 
PV recommends a power factor close to unity and does not let the utilisation of local 
reactive power control for voltage support in low voltage (LV) distribution networks 
[84]. Another drawback is that inverters must have larger VA capacity so that they 
can provide the required amount of reactive power. 
 Reactive Power Compensation 2.4.2
In this method, reactive power compensators are used to inject or absorb 
reactive power to the network for voltage compensation. The examples of these 
devices are SVC, Distribution Static Synchronous Compensator (D-STATCOM) and 
Dynamic Voltage Restorer (DVR). SVC is able to provide voltage regulation for a 
wide range of demands and DGs. The two latter ones have the advantage of fast 
response time and thus providing dynamic voltage control in the network [85]. 
However, for more effective reactive compensation during all possible system 
conditions compensators need to be coordinated [91, 92]. 
The operation is similar to PFC, but compensators provide independency from DG 
units, and a single compensator can be utilised for compensation of voltage rise 
caused by multiple DG units. DVR is a series compensator and is able to tightly 
regulate the voltage at the load side and compensate voltage sags and swells at the 
load [93]. It can also be used to inject harmonic voltages to cancel out harmonics at 
the load. DVR has good bandwidth and attenuation properties compared to D-
STATCOM [94]. 
 On-Load Tap-Changer (OLTC) 2.4.3
Fixed tap setting for distribution transformer can compensate either the voltage 
drop caused by high demands with a high tap setting or the voltage rise caused by 
high generations with a low tap setting. Seasonal tap adjustment may improve 
network voltage deviations to some extent but it cannot cover both these conditions 
which may happen hourly. Therefore, a common method for voltage control is to 
maintain an appropriate secondary voltage level by altering between multiple tap 
settings automatically with a voltage controller relay. Tap change occurs when the 
voltage crosses a pre-set limit. It also compensates the additional voltage deviation 
between the transformer and load location at the far end of the feeder [87]. A main 
disadvantage of this method is the limited tap settings. In addition, an intentional 
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 time delay of 30 to 60 seconds is implemented in OLTC in order to prevent 
unnecessary tap changes during transient voltage fluctuations. It also takes a long 
time to move from one setting to another and also between frequent operations [87]. 
In addition, for high DG penetration, coordination between DG outputs and OLTC 
tap control is required [95, 96]. 
 Generation Curtailment 2.4.4
Due to lack of flexibility in voltage control algorithms, trip of PV inverter is a 
solution in case of overvoltage. This wastes the potential renewable energy and 
reduces the efficiency of PV investment [97]. Local active power curtailment by 
reducing the amount of active power injection reduces the voltage rise. In [4, 98] 
droop based curtailment methods are proposed in which the generated active power 
is adjusted according to the local bus voltage to limit the voltage rise and prevent the 
overvoltage. Droop control technique results in sharing of power injection reduction 
among all the inverters in the network [85]. The drawback of this strategy is the loss 
of renewable energy generation which is not desirable for future grid. 
 Energy Storage 2.4.5
Energy storage technologies such as lead acid batteries and Pumped hydro are 
technically and commercially mature and are used widely is power systems [87]. 
Such devices provide a reserve for excessive renewable energy. Therefore, both 
active and reactive power can be sourced from or sunk to these devices for short or 
medium term compensation of voltage variations. Reference [1] proposes a local 
control for PV-storage system to avoid the voltage rise in the network. However, 
current high investment cost for energy storage systems makes it uneconomical for 
the present state of distribution networks. 
 Harmonic Compensation 2.4.6
In addition to voltage regulation, harmonic compensation using DVR has reported in 
[7, 99, 100] where the compensator is placed locally at the load bus to improve the 
Total Harmonic Distortion (THD) of bus voltage. Local D-STATCOM placement at 
non-linear loads has also been reported for absorption of harmonic current injection 
of the load to the network [101]. DG inverters are also used for this purpose by 
absorbing and circulating the harmonic current injection at DG bus [102, 103]. 
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However, available DG rating can limit the harmonic compensation, and distributed 
compensation by D-STATCOM is not cost and maintenance effective. 
 Proposed Method 2.4.7
The proposed approach in this thesis is a decentralised control method in which no 
coordination and communication links are required. Additionally, this approach can 
provide optimised and online voltage regulation for a network by a single 
compensator. Reactive power compensation is achieved by series voltage regulation 
using DVR, which is more effective than shunt regulation using D-STATCOM. 
Online voltage regulation by estimating the average bus voltage deviation in the 
network has not been reported in the literature. It can minimise the average voltage 
deviation in the network with a single compensator as a cost and maintenance 
effective solution. Additionally, using the already inserted DVR in the network, THD 
reduction of downstream bus voltages can also be achieved. 
2.5 SUMMARY AND IMPLICATIONS 
It is implied from the literature that it is necessary to enhance voltage quality 
improvement algorithms because of the disadvantages of the already proposed 
algorithms. They may be not cost effective, may need coordination, cannot minimise 
the voltage deviations in the network and may not be allowed by standards. On the 
other hand, power quality enhancement by DVR has some advantages which make it 
a promising solution for future networks, at least as an intermediate step for a long 
haul. It is more effective than shunt compensation and can be inserted in an optimum 
location in the network for minimum investment cost. In addition, by devising a 
power quality improvement algorithm which does not need coordination between the 
compensator and the network buses and is able to minimise voltage deviations, a cost 
effective and reliable solution can be obtained. 
In addition, the application of DVR in the network needs an improved design for the 
converter control and synchronisation algorithms as already stated in this chapter. 
Some of the required improvements include an improved algorithm for stable control 
of DVR converter in the grid in the presence of grid current disturbances as well as 
an improved algorithm for synchronisation of DVR converter in presence of voltage 
harmonics and frequency variations in the network. 
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Chapter 3: Grid Synchronisation and 
Harmonic Measurement 
In this chapter, a Synchronous Reference Frame Phase-Locked Loop (SRF-
PLL) is designed. An improved modelling compared to previous studies is provided 
for the structure so that the effect of frequency variations as well as phase variations 
is considered in the model. The proposed PLL structure is able to reject the harmonic 
content of the input signal by using Moving Average Filter (MAF), and extract the 
angle and the frequency of the fundamental component. In addition, the frequency 
dependency of MAF is resolved by a proposed algorithm in order to adapt it to input 
signal frequency variations so that it can effectively reject the harmonics in presence 
of input signal frequency variations. Compared to previous studies, it is adaptive to a 
wider range of frequencies even with a high sampling rate. 
In addition, the effectiveness of feedforward in compensation of the slow response of 
MAF is also illustrated and compared to existing methods. Moreover, the design is 
extended to measure the voltage angle and amplitude of harmonic contents of the 
signal. The data will be used in converter control algorithm to synchronise the 
converter with the grid voltage and its harmonic content. The information is also 
required by the voltage quality improvement algorithm for proper compensation. 
Unlike the previous studies, the harmonic measurement algorithm by MAF is able to 
provide ripple free outputs with limited number of harmonic stages. 
Moreover, the problem of Frequency-Locked Loop (FLL) structure in harmonic 
rejection is explained and an algorithm is provided without the need for harmonic 
measurement and cancellation in order to reject the harmonics. The simulation and 
experiential results are provided to illustrate the effectiveness and the performance of 
the proposed algorithms. 
3.1 SINGLE-PHASE SRF-PLL STRUCTURE 
The block diagram of the conventional single-phase SRF-PLL is depicted in 
Figure  3.2. This structure is a closed loop feedback control system with a 
Proportional-Integral (PI) compensator. The single-phase input signal is transformed 
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 into the virtual synchronous reference frame by using a Quadrature Signal Generator 
(QSG) and with the measured frequency and angle by the PLL. The error which is 
the q component output is then regulated to zero by the control system. It will be 
shown that the q component has a direct relationship with the phase of input signal. 
This means that with zero steady-state error, the calculated angle and frequency by 
PLL is equal to those of input signal, and PLL is locked and follows the angle and 
frequency of the input voltage. In addition, this structure can detect the frequency of 
input signal, if it is variable. The integration of the frequency value by the final 
integrator gives the value of signal voltage angle. 
 
Figure  3.1 Block diagram of conventional single-phase SRF-PLL 
In order to generate the virtual quadrature component in the stationary reference 
frame, v β ′ , form a single-phase input voltage, vi, a 90° phase lag is applied to the 
signal. Therefore, 
 ( ) ( )90  phase shift11 1 11 1cos siniV tVtV Vβω f ω f′°+ → += =   (3.1) 
After making the quadrature component, the signal is transformed to the synchronous 
reference frame by using (3.2). 
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  (3.2) 
In a steady and locked state, θo equals to ω1t+ϕ1. It is the calculated signal voltage 
angle which is fed back from PLL output. In the case of a distorted input signal, 
when only odd harmonics of the fundamental frequency are present, the q component 
which is supposed to be zero in a steady state contains some even harmonics as 
shown in (3.3). 
 ( ) ( ) ( )2 1 2 4 1 4sin 2 sin 4qv V t V tt ω f ω f′ ′ ′ ′= + + + +   (3.3) 
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The odd harmonics are the dominant harmonic content of power system voltage 
signals. The adverse effect of the distortion on the PLL outputs is generated even 
numbered harmonic ripples added to the detected angle and frequency. Therefore, in 
order to keep only the DC value, all the frequency content of vq must be eliminated. 
A Moving Average Filter (MAF) can eliminate all the harmonic content of vq(t) and 
keep the DC content, in a steady state. Its function is given as, 
 ( ) ( )1
w
t
q q
w t T
v t v d
T
t t
−
= ∫ ,  (3.4) 
where Tw is the length of averaging window. MAF is a notch filter with zero gain at a 
fundamental frequency and the repeated integral multiples of that frequency. It 
operates by calculating the average of vq over a window with the length of Tw. If Tw 
is equal to the period of the fundamental frequency content of vq which is 2ω1, as 
given in (3.3), this frequency content and the entire frequency content with 
frequencies equal to integral multiples of 2ω1 are averaged and removed. Thus, the 
proper value for Tw is given in (3.5). The MAF is effective in elimination of these 
frequencies up to the Nyquist frequency. 
 
1
wT
π
ω
=   (3.5) 
However, the frequency content of vq which is generated by switching ripples and 
even numbered harmonics of the input signal is not always an integral multiple of 
2ω1 and cannot be eliminated completely. Nonetheless, MAF and QSG have 
generally a limited bandwidth and can attenuate these high frequencies significantly. 
Additionally, in transients, there may be large variations in the measured ω caused 
by closed loop operation of PLL in following large phase and frequency variations. 
Since this frequency is used for adaptation of window length to frequency variations, 
a limiter is used to restrict the range of output frequency to ±0.1ω0, where ω0 is the 
centre frequency of PLL and is equal to 2π×50 rad/s. Therefore, the window length 
will remain limited which, as discussed in Section  3.4, is a necessity for digital 
realisation of MAF. In addition, low pass filtering of ω is necessary for limiting its 
high frequency fluctuations which have adverse effects on the operation of QSG and 
may prevent the PLL from locking. Consequently, a first order Low Pass Filter (LPF) 
with a low bandwidth is used. 
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 The modified structure for PLL is illustrated in Figure  3.2 in which a feedforward or 
a predictor compensator can be used to improve the performance of the system. 
 
Figure  3.2 Block diagram of modified single-phase SRF-PLL 
3.2 MODELLING OF PLL 
For design of a proper controller for the feedback control system, the small-
signal model of the PLL needs to be obtained. Therefore, the SRF transformation 
stage and MAF are modelled as follows. 
 SRF Transformation Stage 3.2.1
The first stage of PLL consists of the QSG and the SRF transformation part. 
The small-signal model of this stage as obtained in this section will show that it is in 
fact a phase differentiator providing the difference between the input signal phase 
angle and the PLL output phase angle. Since the QSG is a phase shift filter with a 
limited bandwidth, it introduces a delay in the transformation. In order to obtain the 
model for this stage, the time response to a small-signal step phase change of input in 
a steady and locked state is calculated. Then, the transfer function is obtained by 
Laplace transform of the time response. For this application, two SRF transformation 
methods which use All Pass Filter (APF) and Second Order Generalised Integrator 
(SOGI) QSGs are discussed and modelled. 
SRF Transformation by APF-QSG 
The quadrature component can be made by an APF with the following transfer 
function. 
 ( ) ( )( )
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0
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where ω0 is the centre frequency of the filter. The frequency response of this filter 
has a unity gain with an infinite bandwidth. It also introduces a 90° phase lag at ω in 
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order to generate the βʹ component. APF is a simple method which can be 
implemented with low amount of computations. 
For modelling purpose, a sinusoidal input signal with ϕ1 = 0 in a steady state is 
considered. Then, a small phase step change, δϕ1, at t = 0 is introduced in the signal. 
By using the small-signal approximation for δϕ1, (3.7) is obtained. 
 
( ) ( ) ( ) ( ) ( ) ( )
( ) ( ) ( )
1 1
1
1 1 1 1 1 1
sin δ δ
1 1 1 1 1cos δ 1
cos cos δ cos
cos δ sin .
iv v V t V t t u tt
V t V t u t
tα
f f
f
ω ω f ω
ω f ω
′
≈
≈
= + += −  
≈ −
  (3.7) 
The time response of v β ′  is calculated by finding the time response of APF to v α′  
with the assumption of ω1 = ω0, as given in (3.8). 
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( ) ( ) ( )0
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ωω
ω f ω
−
′
−
 −
≈ − ⋅ ++

 
+ −  =

  (3.8) 
vq is then obtained using SRF transformation in (3.2). 
 ( ) ( ) ( )01 1 0δ 1 cos tqv V t e ut tωf ω −  ≈ −   (3.9) 
The second order transfer function of the transformation stage is obtained by 
calculating the Laplace transform of (3.9) and eliminating the Laplace of the 
assumed step input, 1 sf∆ . Gain of the transfer function is dependent on the 
amplitude of the signal, but it has been considered as unity in the following equations 
for simplicity of representation. The transfer function is given in (3.10). It can also be 
approximated with a first order filter by using MATLAB order reduction for 
simplifying the transfer function. 
 ( ) ( )( )
( )0 0 0
2
1 00 0
2
2
222
2qAPF
SRF
V s
G s
s s
s
s s
ω ω ω
ωf ωω
= =
+
+
≈
∆ ++
  (3.10) 
By following a similar approach, the transfer function of the transformation stage to 
small-signal frequency variations, Δω1, is obtained as given in (3.11). 
 ( ) ( )( ) ( ) ( )0, 1
1
2
qAPF APF APF
SRF SRF SRF
V s
G s G s G G s
sω ωωω
= = − ⋅ =
∆
  (3.11) 
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 SRF Transformation by SOGI-QSG 
SOGI is a type of filter structure based on the Generalised Integrator (GI) [16]. 
The structure is presented in Figure  3.3. 
 
Figure  3.3 Block diagram of SOGI-QSG 
Compared to APF, SOGI needs a few more computations, but it has the benefit of 
filtering. It can attenuate all the harmonic content apart from the fundamental 
frequency content in both the v α′  and v β ′  components. This extra filtering may 
improve the transients, because of the adverse effect of harmonics entered in the 
control loop and the slow dynamics of MAF in removing them. It also attenuates the 
frequency content that cannot be eliminated by MAF. They include even numbered 
harmonics and switching harmonics which are not integral multiples of the 
fundamental frequency. One other aspect of SOGI is the ability to implement an FLL 
as will be discussed in Section  3.6. The transfer functions of SOGI are given in 
(3.12) and (3.13). 
 ( ) ( )( )
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2 2
0 0i
V s k sH s
V s s k s
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ω ω
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′ = = + +
,  (3.12) 
 ( ) ( )( )
2
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β
ω
ω ω
′
′ = = + +
,  (3.13) 
where k is the damping factor, and ω0 is the centre frequency of SOGI. From the 
transfer functions, it is concluded that at ω0, v β ′  is 90° lagged from the input signal, 
and v α′ is in phase with the input. The damping factor k defines the bandwidth of the 
filter. The Bode plots for different values of k are illustrated in Figure  3.4. The lower 
values of k lead to less damped but more filtered outputs. However, filtering can 
reduce the speed of the SRF transformation and also makes the phase shift in 
frequency response more susceptible to frequency variations. 
×
×
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∫
∫
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k
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−
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The small-signal model for the SRF transformation stage with SOGI is obtained by 
following the similar approach as before and with the assumption of V1 = 1. First, the 
time response of vq(t) to a step phase change is calculated, as given in (3.14). 
 
Figure  3.4 Bode plot of SOGI, (a) αʹ component and (b) βʹ component for different values of k 
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 (3.14) 
where, 
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 Then, the transfer function is obtained as given in (3.16). The transfer function can 
also be approximated with a first order filter by using MATLAB order reduction for 
simplification of the transfer function. 
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+
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+
= ≈
+ + + + +
 (3.16) 
The transfer function of the transformation stage to small-signal frequency variations 
is also obtained as given in (3.17). 
 ( ) ( )( ) ( ) ( ), 1 0
2qSOGI SOGI SOGI
SRF SRF SRF
V s
G s G s G G s
s kω ωωω
= = − ⋅ =
∆
  (3.17) 
The time response data of the SRF transformation stage with the two discussed QSG 
filters and with the centre frequency of 50 Hz are summarised in Table  3.1. The best 
settling time is achieved with k = 1.41. 
Table  3.1 Time response data for different SRF conversation stages 
QSG Settling time (ms) Rise time (ms) Overshoot (%) 
APF 11.9 3.6 6.7 
SO
G
I 
k = 0.35 67.9 39.5 0 
k = 0.70 34 15.1 0 
k = 1.00 18.1 12.2 0.2 
k = 1.41 8.2 5.0 1.9 
k= 1.99 16 4.2 17.7 
 Moving Average Filter (MAF) 3.2.2
The transfer function of the MAF is obtained by calculating the Laplace 
transform of MAF function in (3.4), as given in (3.18). 
 ( ) ( )( )
1 wT sq
MAF
q w
V s eG s
V s T s
−−
= =   (3.18) 
In order to obtain the frequency response, s is substituted with jω. 
 ( ) ( )
sin 2
2 2
w w
MAF
w
T TG j
T
ω ω
ω ∠
ω
= −   (3.19) 
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It shows that MAF has zero gain at frequencies equal to integral multiples of 1/Tw, 
and consequently, they are eliminated at the output. As explained in Section  3.1, for 
elimination of odd numbered harmonic content of vq which are introduced by a 
distorted 50 Hz signal, a window length of equal to 10 ms is required. 
The transfer function in (3.18) can be approximated by using the first order Padé 
approximation of time delay function [26], as given in (3.20). 
 ( )
1 2
1 2
. 2
2
T s ww
w
sTe
sT
approx w
MAF
w
TG s
s T
− −≈
+
+=   (3.20) 
MAF can also be approximated for low frequencies by a time delay equal to half a 
window length, as given in (3.21). 
 ( )
2 21 2
., 21
2
T sw Ww w Te T s T s sapprox delay w
MAF
TG s s e
−
−≈ − +
− ≈=   (3.21) 
Bode diagram in Figure  3.5 shows the frequency response of MAF and its first order 
approximation. The magnitude of the approximated transfer function is the envelope 
of that of MAF. This approximation is used for simplification of the control design. 
 
Figure  3.5 Bode plot of MAF (red) and the approximated transfer function (blue) 
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 The obtained small-signal model in the phase domain is presented in Figure  3.6. It 
contains both the frequency and phase loops. The direct relationship of the loop gains 
to the amplitude of the input signal, V1, is also included in the model. Design of the 
controller and the compensator is described as follows. 
 
Figure  3.6 Small-signal model of PLL 
3.3 DESIGN OF CONTROLLER 
As was shown in the previous section, transfer function of MAF can be 
approximated by a first order filter with a slow pole at s = -2/Tw. This introduces a 
phase lag into the control loop and also limits its bandwidth. The phase lag may 
reduce the stability margins, and the limited bandwidth reduces the response speed of 
the PLL. The PI compensator cannot effectively compensate the adverse effects of 
MAF. Therefore, the performance of MAF must be compensated by a proper 
compensation method in order to achieve a satisfactory PLL performance. A few 
methods have been proposed for speeding up the system. Lead compensator and 
delay compensation predictor can be used to replace the slow pole with a faster one. 
These compensators as well as the introduced feedforward compensator are 
described in the following sections. 
 Lead Compensator and Delay Compensation Predictor 3.3.1
The transfer function of an appropriate lead compensator for the compensation 
of MAF is given in (3.22) [26]. 
 ( ). ,
,
1 s 2 2,         
1 /
lead w
comp p Lead
p Lead w
TG s
s T
ω
ω
+
=
+
2   (3.22) 
It introduces a zero into the control loop on real axis at s = -2/Tw which cancels out 
the approximated pole of MAF. It also has a real pole with a value much greater than 
the zero. In other words, the lead compensator shifts the slow pole to the left on the 
real axis and increases the open loop bandwidth and compensates the phase lag. 
MAFGSRFG .compG1V1dϕ
dωqdv
Gω LPFG
i
p
KK
s
+
1
s
FFK s
dϕ
−−
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Delay compensation predictor is designed based on the linear prediction of the MAF 
output. As was shown in (3.21), MAF can be approximated by a delay equal to Tw/2. 
The discrete-time function in (3.23) linearly predicts the MAF output for the length 
of this delay. It is performed by calculation of the slope of the filter output with the 
two most recent output values [24]. 
 [ ] [ ] [ ] [ ]( ). 2 1pred wq q q q
s
Tv k v k v k v k
T
= + − −   (3.23) 
This equation shows that the prediction algorithm is dependent on the window 
length, Tw. Therefore, for a better compensation in case of a variable frequency input, 
it could be adapted to the window length. The z-transform in (3.24) shows that the 
transfer function has a phase lead which compensates the phase lag of MAF. 
 ( ) Backward Eulerr . 1. 1 1 22 2
p ed w w
comp w
s s
T TG z z sT
T T
− = + − → + 
 
  (3.24) 
Converting the transfer function to continuous-time domain by using backward Euler 
method shows that this transfer function is equivalent to a single zero at s = -2/Tw. 
Thus, the predictor is equivalent to the lead compensator with a pole at infinity. 
Therefore, it is not much more effective in speeding up the system than the lead 
compensator because of other slow poles in the control loop which limit the 
bandwidth and the phase lag compensation of the system. The predictor and the PI 
controller in series work as a PID controller with the following transfer function. 
 . 2 2
p wi w i
cp pcom
K TKG T KG K s
s
 = + + + 
 
  (3.25) 
 Feedforward Compensator 3.3.2
Feedforward is another method which can be used for delay compensation of 
the MAF. It introduces a zero in the open loop transfer function which adds a phase 
lead to the frequency response. Thus, it can compensate the phase lag of the slow 
pole of the MAF. Feedforward can also improve the performance for large phase 
variations of the input signal. When there is a large change in the input phase, early 
estimation of the phase change by a feedforward compensator improves the speed of 
system in response to the large phase variations. 
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 The feedforward link was illustrated in the Figure  3.2. By using the averaged values 
of vd and vq as shown in (3.26), an estimation of the ∆ϕ1 can be obtained. 
 arctan qFF
d
v
v
f
 
=   
 
  (3.26) 
This value is added to the output angle before the PI compensator and the closed loop 
control system can response to the phase variations. In a steady state, the average 
value of vq converges to zero and so does the ϕFF. The feedforward term must be 
calculated by using the averaged vd and vq values in order not to include their 
harmonic ripples. For large-signal variations, vq is smaller than and not linearly 
related to the ∆ϕ1. However, the term in (3.26) results in a linear relationship 
between the ϕFF and ∆ϕ1 which improves the performance of large-signal transients. 
For realisation purpose, in order to reduce the time required for computation or table 
lookup of (3.26), this function is replaced with its derivative as, 
 
( ) ( )
0
2 2 1
. .
.
d
qv
q d d q
FF qv
q d
v v v v
v
v v
f
≈
≈
−
= ≈
+
 .  (3.27) 
This value is added to the input of the PLL final integrator to be integrated as ϕFF in 
the output as was shown in Figure  3.2. The small-signal approximation of this term 
in (3.27) shows that it acts as a derivative term with the above mentioned advantages. 
This derivative controller is added to the PI controller. Therefore, another degree of 
freedom is added to the control design by feedforward coefficient, KFF. 
Since the average of vd is also required in this method, another MAF needs to be 
implemented. However, it doubles the amount of memory required for digital 
realisation of PLL algorithm. Nonetheless, if a normalisation algorithm for amplitude 
of the input signal is required, the averaged value of vd which is in direct relationship 
with the amplitude of the input signal must be obtained. In addition, the locked state 
of PLL can also be detected by comparing the averaged vd with a threshold value. 
Therefore, this extra MAF is required for other purposes as well. 
 Controller Tuning 3.3.3
The open and closed loop transfer functions of the PLL system are calculated 
in (3.28) and (3.29). 
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where, 
 ic FF p
KG K s K
s
 = + +  
.  (3.30) 
It is observed that the loop gain depends on the amplitude of the input signal, V1. 
This makes the control performance sensitive to amplitude variations. An adaptive 
method can be implemented in order to make the loop gain independent of the input 
voltage amplitude. However, the amplitude variations of the grid voltage are limited 
and its effect on the control performance is very small. Therefore, the input signal is 
normalised to unity and the approximation of V1 = 1 is used. 
The controller is tuned in the continuous-time domain. However, if the gain 
crossover frequency, ωcrossover, and the sampling interval, Ts, satisfy the inequality of 
(3.31), the discretised system will have a satisfactory performance [104]. 
 
5crossover sT
πω < ,  (3.31) 
The different compensators including PI, PI-Predictor and PI-Feedforward 
controllers are tuned and their performances are compared. For the purpose of PID 
tuning, MATLAB PID Tuner is used. The objective of tuning is to minimise the 
settling time and rise time while satisfying a minimum of 45° phase margin and 8 dB 
gain margin. The margins are required in order not to allow the modelling 
approximations, and variations in the system dynamics because of nonlinearities 
caused by large-signal variations affect the stability of the system. 
The results are summarised in Table  3.2 which shows the step response and 
frequency response data with different compensators and different QSGs. Tuning 
was done for different values of damping factor, k, for SOGI in order to compare the 
performance. It can be observed that the feedforward and the predictor compensator 
have similar small-signal responses and have been able to improve the response 
speed, overshoot and stability margins of the system. The table also shows that the 
PLL with SOGI-QSG and with higher damping factor has faster response compared 
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 to the APF-QSG. It is worth noting that MAF eliminates the effect of odd harmonics 
of the input signal. However, the weak even numbered and switching harmonics are 
only attenuated by MAF, and extra attenuation by SOGI helps in reducing their 
ripples at the output. Therefore, in order to have a balance between filtering and 
performance, the SOGI-QSG with the damping factor of k = 1.41 is chosen for the 
implementation of the PLL. Figure  3.7 shows Bode plots of the open loop transfer 
function as well as the step response with the PI-FF controller. 
Table  3.2 Control design results including time response and frequency response data for different 
control structures 
Quadrature 
signal 
generator 
Settling time, Rise time, Overshoot 
Gain margin, Phase margin 
fcLPF 
Kp, Ki Kp, Ki, KFF 
PI PI-Pred. PI-FF 
APF 
67 ms, 10 ms, 44% 
14 dB, 41° 
5.3 Hz 
91.4 , 3477 
53 ms, 6.1 ms, 35% 
18 dB, 62° 
18.2 Hz 
206.9, 9129 
53 ms, 5.6 ms, 32% 
20 dB, 67° 
17.3 Hz 
277.4, 12030, 1.599 
SOGI 
k=0.70 
121 ms, 17 ms, 39% 
17 dB, 52° 
3 Hz 
71.8, 1897 
65 ms, 7.7 ms, 35% 
12 dB, 49° 
7 Hz 
267.4, 24440 
64 ms, 7.8 ms, 35% 
11 dB, 35.2° 
6.9 Hz 
348.3, 24100, 0.9408 
k=1.00 
97 ms, 13 ms, 42% 
15 dB, 48° 
3.6 Hz 
83.3, 2569 
54 ms, 6.6 ms, 39% 
12 dB, 53° 
7.4 Hz 
245.6, 22200 
52 ms, 6.6 ms, 36% 
13 dB, 53° 
7.3 Hz 
354.1, 26280, 1.149 
k=1.41 
76 ms, 11 ms, 48% 
14 dB, 44° 
4.3 Hz 
96.6, 3456 
46 ms, 5.9 ms, 45% 
12 dB, 57° 
8.2 Hz 
232.9, 20890 
46 ms, 5.9 ms, 43% 
13 dB, 57° 
7.8 Hz 
344.4, 23840, 1.244 
k=1.99 
60 ms, 8.7 ms, 55% 
13 dB, 39° 
4.7 Hz 
111, 4564 
39 ms, 5.5 ms, 59% 
12 dB, 58° 
8.8 Hz 
223.7, 19930 
38 ms, 5.5 ms, 58% 
13 dB, 58° 
8.2 Hz 
340.3, 23180, 1.249 
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Figure  3.7 (a) Open loop Bode plot and (b) step response of PLL to input phase change 
3.4 DISCRETISATION FOR DIGITAL REALISATION 
For digital realisation of PLL algorithm, discretisation of the continuous-time 
components is required. The input signal is sampled with a sampling rate of fs equal 
to 30 kHz. In a steady state as given in (3.32) and illustrated in Figure  3.8, the 
calculated output angle in each sampling interval, θo[k], is equal to the angle of the 
signal at the next sampling step, k+1, because of the uncompensated one sampling 
interval loop delay of PLL as well as the small sampling interval. This value is used 
at the next sampling step as the angle feedback value for the SRF transformation 
stage. It must be noted that because of the low bandwidth of PLL, this small loop 
delay does not affect the stability of the control system. 
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  [ ] [ ]1ivo k kq q= +   (3.32) 
 
Figure  3.8 Sampling pattern for digital realisation of PLL 
Discretisation of components is described as follows. The discrete equivalent of APF 
is given in (3.33). 
 ( )
1
11
so
o s
T
APF T
z eG z
e z
ω
ω
−−
− −
−
=
−
  (3.33) 
It can be realised by using Direct Form II (DF-II) for digital filter realisation as 
shown in Figure  3.9. The exponential term can be approximated by the first few 
terms of its Taylor series for reducing the amount of computations. Taylor series in 
(3.34) with the first four terms gives full word-length accuracy with single-precision 
floating point realisation for the limited variation range of ωoTs. 
 0 2 2 3 31 2 6sT o s o s o se T T T
ω ω ω ω− ≈ − + −   (3.34) 
 
Figure  3.9 DF-II realisation of APF 
The integrators are discretised by using Tustin method [104] as given in (3.35). First 
order filters are not sensitive to round-off error and can be realised in Direct Form I 
(DF-I) [105]. 
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SOGI is also discretised by using Tustin method, as given in (3.36) and (3.37). 
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SOGI can be realised in DF-II as illustrated in Figure  3.10. 
 
Figure  3.10 DF-II implementation of SOGI 
The LPF with the cut-off frequency of ωc is discretised by using the forward Euler 
method as given in (3.38). The forward Euler method cannot always preserve the 
stability, and it may generate an unstable discretised system [104]. However, the 
discretised transfer function shows that the pole is always inside the unity circle and 
the stability is preserved. 
 ( )
( )
1
11
s c
P
s
L F
c
G z T z
T z
ω
ω
−
−+ −
=   (3.38) 
The derivative terms in the feedforward function in (3.27) are discretised by using 
the backward Euler method. By using this method, the discrete-time equivalent of 
this function will be simplified to (3.39) where k is the current sampling step. 
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 Compared to the predictor compensator, perform of a division is also required. This 
adds to the computation time. However, by using a fast optimised floating point 
division method, the execution time is reduced to 24 CPU cycles of the employed 
digital controller which is also faster compared to 53 cycles for the tan-1 function 
[106]. 
The discrete MAF function is given in (3.40) which can be implied by considering 
the equivalent of continuous-time MAF function of (3.4) in discrete-time domain. 
The function can be simplified as shown in the same equation in order to make it 
suitable for digital realisation. 
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q q
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where, 
 w
s
TN
T
= .  (3.41) 
The discrete-time transfer function of MAF is obtained by z-transform of (3.40) as 
given in (3.42). 
 ( ) 1
1 1
1
N
MAF
zG z
N z
−
−
−
=
−
  (3.42) 
This filter needs some memory of the digital controller as a circular array in order to 
store the previous sampled values of the MAF input for the period of its window 
length. It means that for the window length of Tw and the sampling interval of Ts, 
storage of (N+1) previous sample values is required. For example, the output 
frequency of PLL is limited to between ±0.1ω0, i.e. 45 and 55 Hz, and therefore, the 
maximum window length is 11.1 ms, and with the 30 kHz sampling rate, the storage 
of 334 consecutive sampled values of the MAF input is required. 
If this filter is realised via DF-II, the signal is first passed through an all-pole filter 
which has a marginally stable pole at z=1. This all-pole filter works as an 
accumulator for all the previous input values, and therefore, the accumulated value 
may overflow in a fixed point implementation or may become inaccurate because of 
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round-off error in a floating point implementation. Therefore, DF-I is used for 
realisation of MAF instead of DF-II, as shown in Figure  3.11. 
 
Figure  3.11 DF-I realisation of MAF 
3.5 FREQUENCY ADAPTIVE MOVING AVERAGE FILTER 
The fundamental frequency of the grid voltage is not constant. Therefore, in 
order to be able to eliminate the harmonic ripples, the length of the averaging 
window must dynamically change according to the detected frequency by PLL. A 
problem of the discrete MAF is that Tw must be exactly equal to an integral multiple 
of Ts, otherwise the output of MAF will not be an accurate averaged value, and the 
effectiveness of MAF in eliminating harmonic ripples degrades. In order to improve 
the averaging some methods have been proposed. 
One method is to define N equal to the nearest integer by using Round function [30]. 
The accuracy of this method is dependent on the sampling interval. Oversampling 
can be used in order to decrease the sampling interval and therefore increase the 
resolution of the averaging window. However, sampling rate of Analogue to Digital 
Converters (ADC), processor speed and available memory of digital controller may 
limit the oversampling rate. The amount of required memory is multiplied by the rate 
of oversampling. 
Another method is the variable sampling rate in which the sampling interval is 
adjusted according to the detected frequency so as to be an integer division of the 
detected period with a constant N [34, 35]. This method is very effective, but its 
digital implementation may have some difficulties because of other program routines 
that use a fixed frequency sampling such as converter control algorithm. These two 
types of sampling need to be implemented simultaneously. 
More practical methods include linear or polynomial approximation of the sample 
values between two consecutive samples [31]. The linear approximation method has 
been implemented and illustrated in Figure  3.12. 
[ ]qv k
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1z−
[ ].sumqv k
−
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Figure  3.12 Approximation for integration over a partial sample 
Equation (3.40) is corrected by addition of the integration over the partial sample 
value as given in (3.43) and (3.44), when the value of the measured frequency 
available at k-th sampling step is ωo[k-1]. 
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q q q f
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v k v k v k N k
N k
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 [ ] [ ] [ ] [ ]. . 1sum sumq q q q fv k v k v k v k N k= − + − −   ,  (3.44) 
where, 
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.sum
qv is the accumulator which contains the accumulated values of vq over the length 
of the averaging window. In order to reduce the computational load of CPU, the 
division term in (3.43) is replaced with [ ]1o sk Tω π−  which is the multiplication of 
the measured frequency by a constant value. 
This algorithm is effective when the widow size variations are less than ±Ts and Nf[k] 
remains constant, and therefore, the number of samples to be averaged by MAF is 
constant. This happens only for very limited frequency range or very low sampling 
rates. An algorithm for window resizing is required when the above conditions are 
not met. A resizing method is proposed in which the window length is shrunk or 
v[k-N
f +1]
v[k-1]
v[k]
kfk N−
wT
sT
sTα
1k −
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expanded when the detected frequency is increasing or decreasing. When the 
window length needs expanding or shrinking, some extra samples are subtracted 
from or added to the accumulator of the MAF, and the averaging is updated over the 
new window length. Resizing of the window is implemented on a sample-by-sample 
basis which is described as follows. 
A new variable is defined as [ ]rfN k . This variable stores the current window length 
defined by the algorithm. The initial value of this variable is set equal to the window 
length corresponding to the nominal centre frequency of PLL, ω0, as given in (3.48). 
 [ ] [ ]
0
Floor0 0rf f
s
N N
T
π
ω
 
 

=

=   (3.48) 
In every sampling step, Nf[k] is calculated by using (3.45) and (3.46) based on the 
value of the detected frequency. If the value of Nf is not changed, [ ]rfN k  is kept 
constant as well, and PLL works as normal. But, if the value of calculated Nf[k] is 
different from the previous value of rfN , a one sample window resizing is 
performed. The algorithm is described in detail as follows and is depicted in 
Figure  3.13. 
 
Figure  3.13 Illustration of the window resizing algorithm 
• Expansion with new samples: 
If the value of calculated Nf[k] is greater than [ ]1rfN k − , the window is 
expanded by one sample, and rfN  is increased by one. This indicates that the 
k1k −
Expansion
Shrinkage
k1k −
[ ]fk N k−
[ ]fk N k−
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 window has been expanded by one sampling interval. Expansion is performed by 
addition of the most recent sample, vq[k], to the MAF accumulator as it was done 
normally in (3.43). However, the value of the oldest sample, [ ]1rq fv k N k− −   , 
remains in the accumulator and is not subtracted. This means that (3.49) and (3.50) 
need to be performed. 
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v k v k
N
= ⋅ .  (3.50) 
• Shrinkage with old samples: 
If the value of calculated Nf[k] is less than [ ]1rfN k − , the window is shrunk 
by one sample, and rfN  is decreased by one. Shrinkage is performed by extra 
subtraction of an old sample, [ ]1 1rq fv k N k− − +   , as well as the normal 
subtraction of [ ]1rq fv k N k− −    and normal addition of vq[k]. This means that 
(3.51) and (3.52) need to be performed. 
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The resizing continues as long as the calculated Nf[k] is not equal to [ ]1rfN k −  
which means that window length still needs to follow the frequency variations. When 
again, calculated Nf[k] becomes equal to [ ]1rfN k − , it means that window length 
has settled to the new frequency, and MAF must operates normally with the new 
window length as was given in (3.43). With this algorithm, the MAF window length 
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follows the frequency variations sample by sample, and the operation of MAF in 
averaging does not deteriorate. 
This algorithm needs only a few extra computations in every sampling step. It also 
has the advantage of a limited slew rate for window length resizing. This makes the 
window length variations less sensitive to the transient fluctuations of the ωo. In 
addition, the computational load of the employed CPU can be reduced by replacing 
the division terms in (3.50) and (3.52) by a multiplication terms equal to the already 
calculated [ ]1 rfN k . This is achievable by a lookup table stored in the memory, 
because [ ]rfN k  can only have a limited range of integer values. The table stores the 
already inversed values of rfN  for the limited frequency range of ωo. 
Moreover, in order to improve the performance of the algorithm, the slew rate of the 
resizing can be further reduced in order to make it less sensitive to the transient 
fluctuations of the measured frequency introduced by phase variations. For this 
purpose, the condition for Nf and rfN  is checked in every m-th sampling step rather 
than in every step, and window resizing is performed with the same rate. However, 
limiting the slew rate may reduce the response speed to frequency variations. 
Therefore, there must be a balance between the response speed to frequency 
variations and transient response of MAF resizing. By using (3.53) for limiting the 
slow rate to 2 Hz per main cycle, the value of m is calculated to be 50 so that MAF 
resizing to a 2 Hz large frequency variation can be performed in a cycle of main 
frequency. 
 0
2
Slew rate
fm
Hz
cycle
=
 
 
 
  (3.53) 
3.6 SOGI-FLL WITH HARMONIC REJECTION 
The Frequency-Locked Loop (FLL) is an effective structure for measuring the 
frequency and adapting the centre frequency of the SOGI. The FLL structure based 
on the SOGI filter, which was already illustrated in Figure  3.3, is depicted in 
Figure  3.14 [107]. 
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Figure  3.14 Block diagram of SOGI-FLL 
In order to understand the behaviour of the FLL, the relationship between the 
quadrature output signal, v β ′ , and the error signal, εv, should be considered. The 
transfer function from the input signal, vi, to the error signal is given by (3.54). 
 ( )
2 2
2 2 = v
sE s
s k s
ω
ω ω
+
+ +
  (3.54) 
In addition, the relationship between vi and v β ′ , was already given in (3.13). Bode 
diagrams of both ( )H sβ ′  and Ev(s) are plotted in Figure  3.15. 
 
Figure  3.15 Bode diagrams of transfer functions of FLL input variables 
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It can be observed that when the frequency of input signal is lower than the SOGI 
resonant frequency (ωi < ω), the signals vβ’ and εv are in phase. But, when ωi > ω, 
they are in phase opposition. Therefore, a frequency error variable, εf, can be defined 
as the product of vβ’ and εv. As shown in the Bode diagram, when ωi < ω, the average 
value of εf is positive. When ωi = ω, it is zero, and when ωi > ω, it is negative. 
Therefore, an integral controller with a negative gain of -γ can be used to regulate the 
DC component of the frequency error to zero by shifting the SOGI resonant 
frequency, ω, until it becomes equal to the input frequency, ωi [16]. 
When odd numbered harmonics are present in the input signal, the result of 
multiplication term in a steady state when ωi = ω is given in (3.55). 
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  (3.55) 
Because harmonics are present in all the input and output signals, including vi, v α′  
and v β ′ , the steady-state frequency error is not zero and some even harmonics and a 
DC value exist in the output. The harmonics introduce some ripple into the detected 
frequency. In addition, the DC value, which is in relationship with the magnitude of 
the harmonic content, makes the FLL control loop shift the SOGI resonant frequency 
in order to regulate the error to zero. Therefore, a steady-state error is added to the 
detected frequency. This shows that SOGI-FLL does not have an error free output 
when its input contains harmonics. All the harmonic content must be detected and 
removed from the input signal [108]. If harmonics are detected selectively, only the 
selected harmonics can be removed from the input signal, and the steady-state error 
cannot be eliminated. 
A new configuration is proposed which integrates both the PLL and FLL in order to 
be able to use the FLL with a distorted input signal. It works based on the idea that 
by removing the harmonic content from v β ′ , the DC value is removed from the 
multiplication result of (3.55), and only even numbered harmonic ripples will be 
present in the result. These harmonic ripples are eliminated by a MAF with an 
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 adaptive window length in order to have a ripple free frequency output. The block 
diagram is depicted in Figure  3.16. 
 
Figure  3.16 Block diagram of integrated SOGI-FLL and SOGI-PLL for harmonic rejection 
The fundamental content of v β ′  is reproduced by using the output angle obtained by 
PLL, and it is fed back to the SOGI-FLL. Compared to the conventional SRF-PLL, 
this configuration needs one more MAF as well as some extra computations for the 
FLL implementation. The predictor compensators are placed for both MAFs so as to 
improve the introduced phase lag by these filters into the frequency and phase loops. 
3.7 PHASE MEASUREMENT FOR SELECTIVE HARMONICS 
The harmonic compensation algorithm used by DVR needs to have information 
about the harmonic content of the grid voltage. This information includes the 
amplitude and the angle of the selected harmonic voltages. In the proposed method, 
these data is obtained by using a stacked PLL structure as illustrated in Figure  3.17 
and discussed as follows. Each PLL is tuned in a selected harmonic frequency. The 
odd numbered harmonics are the significant harmonic contents of the voltages and 
currents in single-phase grids. Therefore, for the measurement of harmonic voltage 
angles up to the 7th order, four stages of PLL are used. 
The first stage is in fact the previously designed SRF-PLL for the fundamental 
harmonic content. It measures the frequency and angle of the first harmonic voltage 
and rejects the other harmonic content. Since the harmonic frequencies are odd 
integral multiples of this frequency, the centre frequency for the SOGI in all other 
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stages can be obtained from this stage. This means that the quadrature components of 
the selected harmonics are made by the corresponding SOGI at each stage. 
 
Figure  3.17 Block diagram of stacked PLL structure for selective harmonic measurement 
In addition, these calculated centre frequencies can also be fed to the harmonic stages 
as the centre frequency feedforwards. However, since the integration of the 
frequency value is already being done in the first stage as the voltage angle, θ1, by 
the final integrator, the final integrators in the harmonic stages can be removed and 
the output angle from the first stage is multiplied by the harmonic orders and used as 
angle feedforwards for harmonic stages. Thus, in a steady state, 
 ( ) ( ) ( )1 1 1FF PLLn t n t n tq q ω f= = + .  (3.56) 
In addition, in the FLL structure in Figure  3.16, the ωt value can be used for this 
purpose. 
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 The elimination of the phase integrators reduces the amount of computations 
required for the realisation of an extra final integrator for each stage. The closed loop 
operation in each harmonic stage now only needs to regulate its output phase, ϕn, and 
compensate the phase value entered from the first stage, nϕ1. This is done by the 
regulation of the compensation phase, ncf , as indicated in Figure  3.17 and given in 
(3.57). 
 ( ) ( )1 1 1n co n nt n t n t nq ω f ω f f= + = + +   (3.57) 
In the harmonic stages as well as the first stage, some harmonic frequency content is 
entered in the dq components. MAF filters can effectively eliminate this harmonic 
content in the harmonic stages as well. Equation (3.58) shows the harmonic content 
of the q component for the harmonic stage tuned in the nth harmonic frequency. 
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It can be observed that for harmonic stages, just like the first stage, only the even 
harmonics enter the control loop, and they must be eliminated. Therefore, for each 
stage, a MAF with the same length as the one for the fundamental stage must be 
implemented. These new MAFs must also be frequency adaptive. They all use the 
measured frequency of the first stage, ωo, and use the same adaptive algorithm. Thus, 
MAF window resizing for the first stage is applied to all other stages as well, and no 
extra effort for calculation of the window length is required. In addition, if the value 
of 1/N is not tabulated, it will be computationally time consuming as discussed in 
Section  3.5. Therefore, in this computationally effective algorithm, it needs to be 
calculated only once in every sampling interval and used in the computations for the 
MAFs in all the stages. 
However, the extra MAFs consume some memory of the digital controller, and the 
available memory limits the number of MAFs which can be implemented. In order to 
reduce the memory usage of MAFs, sampling rate of the PLL can be reduced. 
Therefore, if the inverter control algorithm is implemented with a lower sampling 
rate, the value of the voltage angle in between the PLL sampling intervals can be 
interpolated by (3.59) for all the harmonics. 
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where 0 <p <1, and n is the harmonic order. 
Another problem of this structure which is associated with the SOGI can be implied 
from the Bode plots of Figure  3.4. The α β′ ′  components are filtered at the 
frequencies above the centre frequency. However, the β ′  component is not well 
filtered at the frequencies below the centre frequency. Therefore, in each harmonic 
stage, the frequency content below the tuned frequency of that stage, which includes 
the lower order and fundamental harmonics, are not filtered effectively. The 
amplitudes of these contents, specially the fundamental content, are generally higher 
than the amplitude of the selected frequency of that stage. Despite the fact that 
ripples of this content are eliminated by MAF in a steady state, they enter the control 
loop during transients. Because of their high amplitudes compared to the selected 
harmonic amplitude, their interference has an adverse effect on the transient response 
of the stage and may even prevent the stage from locking to the harmonic voltage 
angle. Therefore, this lower frequency content must be removed from the input 
signal of each stage. For example, for the 5th harmonic stage, 3rd harmonic as well as 
the fundamental components are removed. Equation (3.60) shows how the input of 
nth stage can be cleared from the lower order harmonic content. 
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The discrete-time domain realisation is given in (3.61) 
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The subtracted terms in the equation are the regenerated harmonic content of the 
input signal vi. They are reproduced by using the angle and amplitude outputs of the 
PLL stages. Measurement of the amplitude of harmonics in a steady and locked state 
is obtained from the d component of the corresponding stage. This component is 
directly related to the input signal amplitude. Just like the q one, it also includes the 
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 even numbered harmonic ripples which are eliminated by a MAF. The obtained 
amplitude is used for adaptation of the control loop to the harmonic voltage 
amplitude as discussed in the next section. 
The advantage of this algorithm, compared to the previously presented ones in [21, 
37] is that at each stage, the higher order harmonic content which are generally 
weaker and are already filtered by SOGI do not need to be eliminated from the input 
signal. They do not affect the transient performance considerably, and because of the 
presence of MAFs, their introduced ripples are removed in a steady state. In the 
previous methods, for having a ripple free and accurate output, all the harmonic 
contents which are not weak enough to have negligible effect on the output must be 
detected and removed at the input of each stage. This may require numerous PLL 
stages and is not computationally effective. 
 Adaptation to Amplitude of Harmonic Voltage 3.7.1
The loop transfer function for the each harmonic stage is given in (3.62). It shows 
that the loop gain has a direct relationship with the amplitude of the harmonic 
content. As opposed to the fundamental content, they have unknown amplitudes 
which could be small or large and variable. The controller for the stages is tuned for 
a normalised unity amplitude input signal. Therefore, if the amplitude of a harmonic 
is reduced, the loop gain decreases as well, and the response time to the phase and 
frequency variations as well as the steady-state error degrades. Therefore, the effect 
of the harmonic amplitude variations on the performance of the PLL stages cannot be 
neglected. 
 ( ) .n iOL n MAF comp p
KsG V G G K
s
 = +  
  (3.62) 
As described in Section  3.7, dnV  has a direct relationship with the amplitude of the 
harmonic content at each stage, in a steady and locked state. This value is used to 
return the loop gain to normal. For this purpose, the quadrature output of the SRF 
transformation stage, vq, which is a part of the PLL loop is divided by the measured 
amplitude. Therefore, the dependency of the loop gain to the amplitude is eliminated. 
By using this algorithm, PLLs are able to measure the harmonic content as low as a 
few volts with negligible performance degradation. However, there are fluctuations 
in this value during transients which adversely affect the transient performance. 
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MAF provides some filtering, but a first order LPF with the bandwidth of 50 rad/s is 
also added to reduce the amount of transient fluctuations and improve the transient 
performance of the PLL harmonic stages. 
Moreover, if the amplitudes of harmonics are small, during transients the measured 
amplitudes may temporarily become zero or negative. This affects the transient 
response of the stage. Therefore, dnV  is limited to a minimum value in order to 
prevent a division by a very small value. This limit defines the minimum amplitude 
of harmonic for which the amplitude compensation can be performed effectively. 
It can be observed from the loop transfer function in (3.62) that a compensator is also 
inserted in the control loop in order to compensate the MAF delay. The compensator 
for the harmonic stage is the predictor compensator of (3.23). Since the final 
integrators are omitted from the harmonic stages, and the feedforward compensator 
of (3.39) needs that integration, the predictor compensator is used instead. The 
results for controller tuning are summarised in Table  3.3. It shows that the control 
performance does not depend on the damping factor, as long as it is not small. For 
having a balance between filtering and performance, k = 1 is chosen. 
Table  3.3 Time and frequency response data for different control structures for harmonic stages 
SOGI 
damping 
factor 
(k) 
Settling time, Rise time, Overshoot 
Gain margin, Phase margin 
Kp, Ki 
PI PI-Pred. 
0.70 
27 ms, 14 ms, 0.5% 
11 dB, 52° 
0, 143 
37 ms, 18 ms, 1% 
10 dB, 37° 
0, 392.9 
1.00 
35 ms, 11 ms, 9% 
11 dB, 51° 
0, 145.9 
26 ms, 9 ms, 1% 
14 dB, 57° 
0, 260.6 
1.41 
37 ms, 11 ms, 13% 
12 dB, 56° 
0, 127.2 
26 ms, 7.6 ms, 4% 
16 dB, 66° 
0, 218.1 
1.99 
36 ms, 10 ms, 15% 
12 dB, 58° 
0, 119.3 
28 ms, 7 ms, 14% 
16 dB, 70° 
0, 198 
The memory usage for implementation of this harmonic measurement algorithm is 
calculated to be equal to ( ) ( )max max1 1n N+ × + . nmax is the maximum order of the 
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 odd harmonics to be measured, and Nmax is the maximum discrete length of the 
MAFs which is defined by the minimum measurable fundamental frequency of the 
first stage of PLL. 
 Improving the Accuracy of SRF Transformation 3.7.2
The discretised SOGI by Tustin approximation is not accurate, and there is a 
phase shift in the generated α β′ ′  components. This phase shift is larger for higher 
order harmonics, and therefore, it introduces a steady-state error into the output angle 
equal to the phase shift. With a small sampling interval of Ts the amount of error can 
be approximated for each stage with the centre frequency of nω0 as given in (3.63). 
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where k is the damping factor. Since the amount of error is known, it can be easily 
compensated at the output of each stage. However, for high sampling rates, the error 
is negligible. For example, for the 7th harmonic, and k = 1.0, it is about -5.13×10-2°. 
In addition, more accurate α β′ ′  conversion can be achieved using the pre-warped 
Tustin approximation. By pre-warping the frequency s, the frequency response of the 
discretised SOGI is exactly matched in both the magnitude and phase to the 
continuous-time one at a desired frequency, ω*. The corrected Tustin approximation 
is given in (3.64) [104]. 
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where ω* is the harmonic frequency for the corresponding discrete SOGI. The 
discretised SOGI transfer functions pre-warped for the nth-order harmonic frequency 
are calculated as follows. 
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3.8 SIMULATION STUDIES 
Modelling and Simulation are performed in PSCAD/EMTDC. A highly 
distorted voltage with a normalised fundamental component, as plotted in 
Figure  3.18, is assumed as the input signal, vi, for the PLLs in Figure  3.2 and 
Figure  3.17 as well as the FLL in Figure  3.16. It includes odd harmonics of 50 Hz 
from the 1st to 11th harmonics with the amplitude and phase listed in Table  3.4. The 
controller parameters for the PLL in Figure  3.2, Kp, Ki and KFF, are extracted from 
Table  3.2 with the damping factor of k = 1.41 for SOGI-QSG. In addition, the 
controller parameters for the harmonic measurement PLL in Figure  3.17 are 
extracted from Table  3.3 with the damping factor of k = 1 for SOGI-QSG. 
 
Figure  3.18 Input signal and its fundamental harmonic 
Table  3.4 Amplitude and phase of the harmonic content of the input signal 
Harmonic Order (n) Normalised Amplitude Phase Angle 
1st 1 0° 
3rd 0.417 120° 
5th 0.333 50° 
7th 0.250 105° 
9th 0.167 20° 
11th 0.125 0° 
 Case 1: Small-Signal and Frequency Measurement Performance 3.8.1
The first simulation case is plotted in Figure  3.19 which is the response of the 
fundamental harmonic stage to a small-signal 10° step change in phase followed by a 
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 2 Hz step change in the frequency of input signal, vi, in order to show the 
performance of the designed PLL in Figure  3.2. 
 
Figure  3.19 Response to a phase change at 300 ms followed by a frequency change at 400 ms, (a) 
measured phase, (b) frequency and (c) window length with PI-FF (blue) and PI-predictor (red) 
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Two types of compensators including feedforward and predictor are compared. The 
figures show that the measured phase angle, ϕo, with both the compensators has been 
able to follow the phase variations, Δϕi, with zero steady-state error, and the 
responses are very similar. The measured frequency, ωo, has also been able to follow 
the frequency variations, Δωi, with zero steady state phase and frequency errors. The 
MAF window length, Nf+α, also shows that it has followed the frequency variations 
in a slew rate limited manner. In addition, consistency with the step response of the 
model in Figure  3.7 shows the validity of the obtained model. However, the small 
difference is caused by the effect of harmonic contents and discretisation. For 
comparison, the phase response without any compensator is plotted in Figure  3.20. It 
shows that the compensators have been able to significantly improve the transient 
response of PLL with pure PI controller. 
 
Figure  3.20 Response with uncompensated PI controller to a small phase change at 300 ms followed 
by a frequency change at 450 ms, (a) measured phase and (b) measured frequency 
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 In addition, the response to the frequency change of 2 Hz, Δωi, is also simulated 
without the adaptive window resizing. The results in Figure  3.21 shows that the 
phase angle and frequency outputs, ϕo and ωo, contain the harmonic ripples, and the 
steady-state errors do not settle to zero. Figure  3.22 shows the averaged vd and vd of 
the PI-Feedforward controller for this simulation case. The harmonics ripples are 
completely removed from these components which show the effectiveness of the 
adaptive window resizing during phase and frequency variations. 
 
Figure  3.21 Response to a frequency change without adaptive window resizing, (a) measured phase 
and (b) measured frequency with PI-FF (blue) and PI-predictor (red) 
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Figure  3.22 averaged and un-averaged vd and vq components with PI-FF controller 
 Case 2: Large-Signal Performance 3.8.2
Figure  3.23 shows the response of the PLL in Figure  3.2 to a 100° step change 
in the phase of input signal, Δφi, as the second simulation case. The effect of 
feedforward compared to the predictor can be seen in the large-signal response. It has 
improved the rise time and overshoot compared to the predictor compensator. 
Settling time is about two main voltage cycles, and compared to the small-signal 
case, has no considerable increases. 
During this large phase variation, large variations in the measured frequency, ωo, are 
expected, as plotted in Figure  3.23(b). However, the transient measured frequency is 
saturated by the frequency limiter of the PLL in Figure  3.2 such that the window 
length variations are limited This is necessary for digital realisation of MAF, as 
discussed in Section  3.1 and  3.4. 
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Figure  3.23 Response to a large phase change, (a) measured phase and (b) measured frequency  
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 Case 3: Small-Signal Harmonic Measurement Performance 3.8.3
For study of the PLL in Figure  3.17 for harmonic measurement, more cases 
were considered. In the third case, the response to a small phase change followed by 
a 2 Hz frequency change, Δφi and Δωi, similar to the first case, is simulated. A step 
delay of 0.56 ms is entered into the input signal. It introduces n×10° phase change 
into the harmonic content. Figure  3.24 shows that the harmonic stage outputs, ϕ1,3,5,7, 
have been able to follow the phase variations, and they have been able to measure the 
normalised amplitudes, 1,3,5,7
dV . The similar performance in the harmonic stages 
shows the effectiveness of the adaptation to amplitude of harmonics in maintaining 
the performance of PLLs regardless of the harmonic amplitudes. 
 
 
Figure  3.24 Response to a small delay at 300 ms followed by a 2 Hz frequency changes at 400 ms in 
the input signal, (a) measured phases and (b) measured amplitudes 
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  Case 4: Large-Signal Harmonic Measurement Performance 3.8.4
The fourth simulation case is plotted in Figure  3.25 with the same PLL and 
parameters as noted in the previous case. It is the response of harmonic stages to a 
large phase change. A step delay of 5.56 ms in the input signal introduces n×100° 
phase change into the harmonic contents. The results reveal that even during large 
phase variations, the harmonic stages have been able to measure the variations with 
no steady state error. The measured amplitudes are, however, fluctuating during the 
transient response. Nevertheless, their transient variations are not too high to 
considerably affect the PLL performance. 
 
Figure  3.25 Response to large delay at 300 ms in the input signal, (a) measured phases and (b) 
measured amplitudes 
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 Case 5 Harmonic Amplitude Measurement Performance 3.8.5
For the fifth case, a voltage sag equal to 25% of the nominal voltage is entered 
in the signal. Figure  3.26 shows that the harmonic stages measure the amplitude 
variations, and the measured phase angles are settled back to the harmonic phase 
angles. The measured amplitudes, 1,3,5,7
dV , take about 80 ms to settle to the new 
amplitudes because of the inserted low pass filters in Figure  3.17. Although these 
filters slow down the amplitude measurement performance, they are necessary for 
reducing the undesired effect of transient fluctuations of measured amplitudes on the 
adaptation to amplitude algorithm, as discussed in Section  3.7.1. 
 
 
Figure  3.26 Responses to a voltage sag at 300 ms, (a) measured phases and (b) measured amplitudes 
 Case 6: FLL Performance 3.8.6
For the last case, the performance of the proposed FLL structure in Figure  3.16 
is surveyed in Figure  3.27. 
 Chapter 3: Grid Synchronisation and Harmonic Measurement 67 
  
Figure  3.27 FLL response to a small phase change at 300 ms followed by a frequency change at 400 
ms, (a) measured phase, (b) measured frequency and (c) window length 
PI controller for integrated PLL was tuned based on the results in Table  3.3 with the 
damping factor of k = 1 for SOGI-QSG. The FLL gain parameter, γ, was chosen so 
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that a desired performance is achieved. A trade-off between the overshoot and 
settling time is considered and the value is chosen to be γ = 29000. The results show 
the response, ϕo, ωo and Nf+α, to a 10° small-signal step phase change followed by a 
2 Hz step frequency change in the input signal, Δϕi and Δωi. The effectiveness of the 
proposed structure in rejection of the harmonic content of the input signal is observed 
in the steady-state responses. 
In order to survey the harmonic measurement performance using the proposed FLL 
in the harmonic measurement structure in Figure  3.17 in place of the SRF-PLL, the 
response to a small phase change followed by a 2 Hz frequency change is simulated. 
A short step delay of 0.56 ms is entered into the input signal. Figure  3.28 shows that 
the harmonic stages have been able to follow the phase variations at the output, 
ϕ1,3,5,7, and adapt to the frequency variations with no steady state error. 
 
Figure  3.28 FLL measured phases in response to a short delay in the input signal at 300 ms followed 
by a 2 Hz frequency changes at 400 ms 
In order to observe the effectiveness of the proposed FLL structure as well as the 
adaptive averaging window, the response of the conventional FLL in Figure  3.14 to a 
10̊ step phase change followed by a 2 Hz frequency change with a fixed window 
length is plotted in Figure  3.29. It can be observed that harmonic ripples have 
adversely affected the steady-state measurements. In addition to this, there is a high 
steady state error in the output phase and frequency, ϕo and ωo. The error is caused 
by the presence of harmonics in the input signal as obtained in (3.55). 
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Figure  3.29 (a) measured phase and (b) measured frequency by the conventional FLL and with a fixed 
window length in response to a phase change followed by a frequency change 
3.9 EXPERIMENTAL STUDIES 
The proposed algorithm was implemented and evaluated by using Hardware-
in-the-Loop (HIL) testing with Typhoon HIL400 device. An introductory description 
for the operation of this device and its DSP interfacing is provided in Appendix A. 
This device generates a distorted AC signal so that its angle and frequency is 
measured by the algorithm. These measured values are fed back to the Typhoon in 
order to be displayed on the oscilloscope and captured. The HIL configuration is 
illustrated in Figure  3.30. The distorted signal made by typhoon, vi, is sent to an 
analogue output (AO) pin so that it can be acquired by the ADC module of the DSP 
microcontroller. The calculated phase, θo, frequency, ωo, and window length, N, can 
be made available on the digital output (DO) pins of DSP to be monitored by digital 
input (DI) pins of Typhoon. A ladder type DAC as illustrated in Figure  3.31 is 
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modelled and programmed in Typhoon to convert the monitored digital values to 
analogue values suitable for monitoring and displaying on the oscilloscope. In order 
to be able to display up to four parameters at the same time with only one DAC, the 
model is extended with a 4-channel selector to switch between four different digital 
input values repeated with a high rate. The emulated capacitor at each output holds 
the obtained analogue value when the corresponding channel is not selected. 
(a)  
(b)  
Figure  3.30 (a) HIL test configuration for PLL algorithm implementation, and (b) experimental setup 
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 The PLL algorithm is written in C language and compiled for TI TMS320F28335 
DSP microcontroller which is a 32-bit floating point DSP Microcontroller. The 150 
MHz clock speed and 6.25 MSPS ADC of this Microcontroller makes it fast enough 
for power electronic applications. The optimised compiled code takes about 15 μs to 
calculate the frequency and harmonic phases of the input signal which is about 45% 
of the sampling interval. 
 
Figure  3.31 Ladder type DAC model in Typhoon HIL schematic editor with 4-channel selector 
In order to realise a MAF, an array in memory is defined in order to store the MAF 
input values for the interval of the window length. A circular array is implemented 
with a moving pointer to store the sample values in a circular manner as illustrated in 
Figure  3.32. The pointer, i, has the address of the current input sample, k, and is 
decreased by one in every sampling step. Therefore, the next input values are stored 
in the previous pointer addresses one by one. The other pointer has the address of the 
oldest input sample in the window, k-Nf. If any of the pointers exceed the address of 
the first element of the array, they will jump back to the address of the last element in 
a circular manner. As already mentioned in Section  3.4, size of the array must be 
equal to the maximum length of the averaging window plus one, max 1fN + , in order 
not to overwrite the array elements. 
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Figure  3.32 Realisation of circular array 
Because of the limited accuracy of the floating point values, repetitive floating point 
additions and subtractions in the MAF as well as in the integrator can lead to 
accumulation of round-off errors in the accumulator. When a small value is added to 
the accumulator which may already contain a large value, the low-order decimal 
digits of the small number may be lost because the result is rounded by the limited 
accuracy of the implemented floating point in the digital controller. Compensated 
summation algorithm [109] is used to compensate for the accumulation of error. The 
amount of introduced error in every addition cycle is calculated and reduced from the 
accumulator in the next cycle. Figure  3.33 shows the realisation of the compensated 
summation algorithm for a simple accumulator. The same approach is used for the 
accumulators of MAF and integrator. 
 
Figure  3.33 Realisation of compensated summation algorithm 
 Case 1: Steady-State Performance 3.9.1
For the first case of study, steady-state measured voltage angles for the 
harmonics, 1,3,5,70q , is acquired as plotted in Figure  3.34 with the proposed PLL 
algorithm in in Figure  3.17. The input signal, vi, is the same as the signal for the 
simulation case. It is observed that angles and phases are measured as expected. The 
value of the voltage phase can be obtained by considering the origin of the plot as 
zero angle. 
Array index:
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 (a)
(b)  
Figure  3.34 Steady-state measured angles of harmonic voltages of the input signal in orange (0.5 
V/div), (a) first and third harmonics and (b) fifth and seventh harmonics (60°/div) in blue and green, 
respectively 
 Case 2: Small-Signal Performance 3.9.2
For the second case of study, small-signal step response of the SRF-PLL in 
Figure  3.2 to a 10° phase change is plotted in Figure  3.35 and Figure  3.36. 
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(a)  
(b)   
Figure  3.35 Response to a 10° step phase change, (a) measured phase (4°/div), and (b) measured 
frequency (0.5 Hz/div) 
The measured phase, ϕo, and the variation of measured frequency, ωo, as well as the 
window length, Nf+α, are plotted. The results are consistent with the simulation 
results in Figure  3.19. The small steady-state ripples observed in the results are 
introduced by the DC offset of the input signal. The DC offset generates first order 
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 harmonic ripples in the obtained vq. However, the MAF designed for eliminating 
even order harmonics cannot eliminate the odd order harmonic ripples. They can be 
eliminated by measuring and removing the DC offset from the input signal. 
Nonetheless, with small DC offset, the amount of ripple is negligible 
 
Figure  3.36 Window length (2 samples/div) in response to a 10° step phase change 
 Case 3: Frequency Measurement Performance 3.9.3
This case as plotted in Figure  3.37 is the response to a step 2 Hz frequency 
change in the input signal. The results are consistent with the simulation ones in 
Figure  3.19. The frequency output, ωo, has followed the frequency variation of the 
input signal with no steady-state error, and the window length has been adjusted for 
the new measured frequency. 
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(a)  
(b)  
Figure  3.37 Response to a 2 Hz step frequency change, (a) measured frequency (6.67 Hz/div) and (b) 
window length (3 samples/div) 
 Case 4: Large-Signal Performance 3.9.4
For the fourth case, the response to a large-signal 100° step phase change is obtained. 
The results are illustrated in Figure  3.38 and Figure  3.39. Despite the large transient 
variations in the measured frequency, ωo, and window length, Nf+α, the PLL has 
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 settled to the new phase. The results are also similar to the simulation case in 
Figure  3.23. As mentioned in the simulation case, large transients in the measured 
frequency are limited by the frequency limiter in Figure  3.2 which is necessity for 
digital realisation of MAF, as discussed in Section  3.1 and  3.4. 
(a)
(b)  
Figure  3.38 Response to a 100° step phase change, (a) measured phase (40°/div), and (b) measured 
frequency (2 Hz/div) 
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Figure  3.39 Window length (7 samples/div) in response to a 100° step phase change 
 
 Case 5: Harmonic Measurement Performance 3.9.5
The response for this case of study is plotted in Figure  3.40. 
 
Figure  3.40 Response to a small delay in the input signal, first, third, fifth and seventh harmonic 
phases (35°/div) in blue, red, green and orange, respectively 
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 This case illustrates the measured harmonic phases, ϕ1,3,5,7, in response to an input 
signal delay of 0.56 ms, similar to the simulation case in Figure  3.24. Therefore, the 
implemented PLL of Figure  3.17 can follow the harmonic phase variations as well as 
the fundamental one, as expected from the simulation results. 
 Case 6: Harmonic Amplitude Measurement Performance 3.9.6
For the last case, the transient in the measured harmonic amplitudes, 1,3,5,7
dV , in 
response to a large phase changes is obtained as shown in Figure  3.41. The results 
are similar to the simulation case in Figure  3.25 and show the small variation of the 
measured amplitudes during the large-signal transients which do not considerably 
affect the adaptation of the loop gain to the amplitude of the harmonics. The steady-
state values also show an accurate amplitude measurement. 
 
Figure  3.41 Response to a large delay, (a) first and third harmonic normalised amplitudes and (b) fifth 
and seventh harmonic normalised amplitudes (0.33 V/div), in blue and green, respectively 
3.10 CONCLUSIONS 
The single-phase SRF-PLL was modelled, and both the phase and frequency 
variations were included in the modelling. The controller was tuned for having 
satisfactory time and frequency responses, and the validity of the obtained model was 
proved via simulation results. Designed PLL algorithm showed to be able to follow 
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the phase and frequency of the input signal in presence of high harmonic pollution. 
Additionally, feedforward and predictor compensators were compared for improving 
the performance of the designed PLL with MAF, and feedforward showed to be 
more effective in large-signal responses. 
In addition, the averaging filter showed to be effective in removing the harmonic 
contents from the dq components and providing ripple free measurement of the 
frequency and phase of the input signal. Furthermore, a window resizing algorithm 
for the averaging filter was proposed in order to make the MAF adaptive to 
frequency variations so that the same performance is achieved even if the frequency 
of the input signal varies. The proposed algorithm for adaptive averaging window 
resizing was able to follow the input frequency variations smoothly and with a 
desirable speed. Furthermore, the issue of inaccurate frequency measurement of FLL 
in presence of harmonics was also surveyed and an effective solution was proposed. 
The idea of SRF-PLL was extended in order to be able to measure the angle and the 
amplitude of harmonic contents of the input signal. A method was proposed in which 
a limited number of stacked PLLs were used for selective harmonic measurement. 
Moreover, the stages were made adaptive to the amplitude of harmonic voltages so 
that the transient performance of the stages is maintained for different and varying 
harmonic amplitudes. 
Both the simulation and experimental results showed the effectiveness and the 
feasibility of the algorithms with a reasonable computational effort by the digital 
controller in order to achieve a satisfactory frequency and phase measurement in all 
the PLL stages. The measured harmonic angles and amplitudes will be used as the 
reference values for the converter control and grid voltage quality improvement 
algorithms in the following chapters. 
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Chapter 4: DVR Converter Design and 
Control 
In this chapter, first, structure and protection of DVR are briefly surveyed. 
Then, control of a DVR converter and design of the converter output filter are 
discussed. The designed control algorithm for reference tracking of the DVR which 
is based on the Internal Model Principle (IMP) is comprehensively explained. The 
control algorithm is extended to include the reference tracking of selected harmonic 
voltages and disturbance harmonic rejection. The harmonic voltage angles measured 
by the designed PLL are used for making a reference voltage synchronised to grid 
harmonics. For design of controller, an improved pole placement technique is 
proposed in order to maximise the disturbance rejection while maintaining desired 
stability margins and transient response. 
In addition, a model-based loop delay compensation algorithm is introduced which 
makes the control design independent of the loop delay introduced by digital 
controller. Furthermore, an adaptive method is proposed in order to improve the 
delay compensation algorithm and also improve the stability of the control system in 
presence of the plant parameter variations. Simulation and experimental results are 
provided to show the effectiveness of the proposed algorithms. 
4.1 DVR STRUCTURE 
DVR is a voltage source converter (VSC) which can be used for different 
applications in distribution networks. It is connected in series with the line to inject a 
controlled amount of voltage. Hence, This component can inject or absorb both 
active and reactive power to the grid depending on the application [110]. For series 
injection of voltage to the grid, the VSC can either be connected directly to the grid 
while having a float supply voltage potential or connected through galvanic isolation 
by a transformer [111] as describe in the following. 
 Transformer Connected Converter 4.1.1
A common structure for DVR is to use a transformer to transfer the VSC 
voltage to a series injected voltage. The transformer ratio can be selected so that 
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 converter voltage falls into a standard industrial voltage range. This type of 
connection has the advantage of ensured Basic Insulation Level (BIL). Transformer 
can also be used as part of converter output filter. If it is placed at the converter side, 
it can shape the first stage of an LC or an LCL filer and if placed at the grid side, it 
can be used as the last stage of an LCL filter. 
However, this configuration has the disadvantage of increases losses and nonlinear 
behaviour of transformer which may limit the bandwidth of system. Moreover, low 
frequency injection transformers are costly and bulky, and they are not off the shelf 
transforms, because their voltage rating is defined by the required injection voltage. 
 Directly Connected Converter 4.1.2
Direct series injection with transformer-less DVRs has been reported in [112-
114]. This configuration has the advantage of improved performance because of 
removed nonlinearity and voltage drop as well as increased bandwidth. DVR setup 
also has a low volume and weight because of eliminated bulky component. 
However, this type has some drawbacks including more complicated protection of 
power electronics components because of removed BIL. In addition, converter 
topology needs to be more complex and more components are expected to be used. 
Furthermore, a high level of isolation to ground is required [111]. 
4.2 DVR PROTECTION 
Series devices have some protection issues and have been investigated in [111, 
115-117]. The two important protection issues of DVR happen during short circuits 
and the loss of grid connection. They must be protected against these faults. 
 Short Circuit Protection 4.2.1
During a short circuit, a high fault current flows through the series connected 
device. This can affect the operation of DVR or damage the DVR devices. Two 
control methods can be considered as follows. 
Passive protection of DVR 
When the short circuit currents are too high for the converter devices, the 
protection method is to bypass the converter by a primary-side bypass breaker across 
the injection transformer so that the converter and other existing protection devices 
are protected from damage [118]. By using this method, the VSC can be rated for 
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relative low currents. The mechanical protection is slow but robust, easily controlled 
and not expensive. However, the breaker must be rated so much that it can be closed 
in all the possible fault conditions. 
Active protection of DVR 
If the VSC is rated for the short circuit currents, it can actively clear the fault 
and reduce or increase the short circuit currents. For active control, the rating of VSC 
has to be so much that it can conduct short circuit currents and still be able to inject 
voltage into the grid. If a zero voltage injection during fault is desired, a zero state is 
commanded to the inverter and the load current flows in the diodes and the IGBT 
switches. The full bridge converter has two zero state conditions in which either the 
lower IGBT switches or the upper ones are turned on. However, high current rating 
increases the cost of DVR implementation. 
Protection issues are also surveyed in [118], and an integrated Protection plan with 
thyristors, varistors and mechanical bypass is proposed. In this scheme, instead of 
turning the converter off, an alternative path for the fault current is provided. Anti-
parallel thyristors because of their fast response can be used as the alternative path 
before a more robust mechanical bypass is activated. Varistors which are voltage 
dependant resistors can limit the voltage spikes across the converter. 
In addition, the filter transformer ratio can limit the voltage at the secondary. The 
saturation level of the transformer can also be used to limit the current transfer [111]. 
Therefore, the rating of protection devices can also be decreased, if they are placed at 
the secondary side of the transformer. 
 Loss of Grid Connection 4.2.2
If the supply of grid is disconnected, there is a risk of damaging the 
neighbouring equipment of DVR [119]. In this case, as illustrated in Figure  4.1, DVR 
tries to compensate the voltage drop for the downstream network. The current loop is 
closed through the upstream network, and therefore, a voltage reversal occurs on the 
upstream network. The network also acts as a voltage divider for the DVR voltage. 
Hence, the DVR must be able to detect the supply breaking and bypass itself from 
the network. Proposed methods in [119] include a communication link from the 
recloser to DVR to command a turn off before the operation of the recloser. Another 
approach is to sense the power flow direction in the upstream network by DVR. 
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 Moreover, stopping the voltage injection when very low supply voltage is detected is 
also suggested. However, this may lead to a bypass in the cases in which the supply 
line is still intact. 
DVR
t
z
t

upstream

dow
nstream
 
Figure  4.1 Simplified schematic for grid connection loss 
4.3 LC FILTER DESIGN 
The structure of a single-phase DVR converter is illustrated in Figure  4.2. It 
consists of a full bridge inverter and an LC filter. It is placed in series with the 
network. Removing the DVR from the network is possible via a breaker in parallel to 
the output. It shorts the output of the converter so that the device has no effect of the 
grid. The transformer also provides another level of protection by isolating the 
inverter from the grid. In addition, it lets the converter supply be isolated from the 
network ground. 
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Figure  4.2 Diagram of DVR converter and feedback control 
The inductance of the filter consists of the leakage inductance of the injection 
transformer (Ll). The leakage inductance of the transformer is mostly caused by the 
air leakage flux, and therefore, its dependency on the winding current is not as much 
as the inductance of iron cored inductors. Hence, the value of Ll is less affected by 
saturation with high winding currents which enter the transformer from the grid. The 
leakage inductance helps limit the impact of the PWM voltage of the bridge. In order 
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to improve the output voltage quality, a filter capacitor, Cf, absorbs the current 
ripples of the transformer so that the current fed to the grid only has negligible 
switching harmonic content. The leakage inductance value defines the ripple current. 
Equation (4.1) shows how the value of ripple current for the full bridge configuration 
with bipolar modulation is calculated [120]. 
 
2
0
21 cos
2
dc sw
ripple a
l
V TI m t
L T
π    ∆ = −       
  (4.1) 
where ma is the modulation index, T0 is the period of mains voltage, Tsw is the 
switching period, and Vdc is the supply voltage. The equation is obtained by the 
assumption that voltage of filter capacitor (Cf) is equal to (4.2). 
 ( )
0
2cos
fC dc av t V m tT
π 
=  
 
  (4.2) 
The maximum ripple current is then calculated as follows. 
 max
2
dc sw
ripple
l
V TI
L
∆ =   (4.3) 
This ripple current as well as the grid current cause losses in the winding resistance. 
Additionally, the capacitor must be able to handle the losses of the ripple current 
associated with its internal Equivalent Series Resistor (ESR). The RMS ripple 
current is calculated by the assumption of a triangular waveform pattern for the 
ripple and is given in (4.4). 
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∫
∫
  (4.4) 
The value of capacitance defines the voltage ripple at the converter output. The 
assumption of triangular current ripple waveform yields equation (4.5) for capacitor 
ripple voltage. 
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  (4.5) 
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 Smaller ripples are desired in order to improve the voltage quality for switching 
harmonics at the output. However, increasing the value of capacitance leads to a 
decrease in the resonant frequency of the LC filter which is approximated by (4.6). 
 1
2r l f
f
L Cπ
=   (4.6) 
The resonant frequency must be higher than the frequency of the highest order 
harmonic to be compensated in order not to degrade the controller performance for 
harmonic compensation. In addition, the disturbance effect on the output voltage is 
reduced with a higher resonant frequency because of the lower output impedance of 
the filter for the frequencies below the resonance. Nonetheless, for effective active 
damping of the resonance, this frequency must be one third to one twentieth of the 
controller gain crossover frequency so that the feedback controller has enough loop 
gain for damping the resonance. Therefore, when effective active damping is desired, 
the resonant frequency cannot be pushed to a very high frequency. 
The transformer is assumed with 50 VRMS and 100 ARMS rating and 0.06 pu leakage 
reactance, and consequently, the value of Ll is 96 μH. With 15 kHz switching 
frequency and 100 V DC supply, it gives the maximum of 34.9 A for maxrippleI∆  and 7.7 
ARMS for RMSrippleI . This ripple current is limited to 25% of the maximum current of the 
converter. With 200 μF value for Cf, the maximum of rippleV∆  is 1.5 V which is 
about 2% of the maximum output voltage. The resonant frequency is therefore, 1.15 
kHz which is much higher than the first few harmonics to be compensated. It is also 
much less than the Nyquist frequency which is equal to 15 kHz for 30 kHz sampling 
rate. Therefore, with proper design of the controller, it will have enough bandwidth 
to actively damp the resonance and reject the high order harmonics of the 
disturbance. These values are summarised in Table  4.1. 
Table  4.1 The parameter values for the designed plant 
Sr, Ir 5 kVA, 100 ARMS fsw 15 kHz 
Ll 95.5 μH Ts 33.33 μs 
Cf 200 μF fr 1.15 kHz 
n:1 1:1 Iripple 7.7 ARMS 
Vdc 100 V rw, rsw 10 mΩ, 10 mΩ 
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The envelope of the ripple current and voltage for half a mains cycle are also plotted 
in Figure  4.3. The maximum reactive power absorption by the filter capacitor is 
recommended to comply with the condition given in (4.7) to limit the decrease in the 
power factor at the rated power to less than 5% [121]. The maximum reactive power 
absorption by capacitor is 157 VA which is 3.14 % of the converter VA rating. 
 ( )2max. max .0 0.05fC f RMS ratedQ C V Qω= < ×   (4.7) 
 
Figure  4.3 Envelope of the voltage and current ripples during half a mains cycle 
In high power applications, the switching frequency is generally low and below 2.5 
kHz [122]. The low switching frequency increases the amount of current and voltage 
ripples, and therefore, higher inductance and capacitor values may be required. The 
other important design aspect is the filter resonant frequency that could be in the 
order of switching frequency. The filter is usually designed for a resonant frequency 
below half of the switching frequency and much higher than the main frequency. 
However, in high power applications, because of the low switching frequency, 
further reducing of the resonance frequency may not be practical causing switching 
harmonics to trigger the filter resonance. In addition, active damping may not be 
possible, and therefore, passive damping of filter resonance through placing series or 
parallel resistors is necessary. 
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  High Voltage DVR Design 4.3.1
For design of the LC filter for an LV-DVR, The injection transformer is 
directly connected to the inverter, and the filter capacitor is placed at the grid side as 
already illustrated in Figure  4.2. The leakage inductance of the transformer can be 
controlled by the design to be within a desired range. However, for high voltage 
(HV) design, the injection transformer is placed at the grid side to step down the HV 
to LV at the inverter side. The leakage inductance of this transformer is the line filter 
inductance. In addition, for limiting the inverter switching current ripples, air 
inductors are used and placed at the inverter output. A capacitor bank is also placed 
in the middle to shape an LCL filter [111]. The additional line filter inductance 
reduces the switching harmonic injection to the grid. However, the line inductance 
series to the grid causes losses and voltage drop at main and harmonic frequencies. 
If a large HV-DVR is inserted in medium voltage (MV) distribution system, it can 
cover a larger number of buses. Nonetheless, a part of DVR capacity may be utilised 
for loads that do not require the provided voltage compensation by DVR. The 
introduced series impedance of the inserted DVR seen by LV network is relatively 
small compared to the line impedance, which is an advantage of using DVR in MV 
networks. The protection cost per MVA is also expected to be lower than that of 
multiple LV-DVR units [111]. However, a higher isolation level for DVR and 
injection transformer is required, because the short circuit current level is high. 
Placing the DVR in LV distribution system has the benefit of lower short circuit 
level and easier protection. There is also flexibility in DVR placement across the LV 
network. However, the introduced series impedance is high and a proper converter 
control algorithm is required to actively reduce this impedance such that the voltage 
distortion caused by harmonic currents is reduced or eliminated. This impedance can 
also affect the short circuit level and protection. 
DVR has higher efficiency and effectiveness in voltage compensation and quality 
improvement compared to D-STATCOM, and thus, DVR is an interesting device for 
power quality improvement. In this thesis, the better effectiveness of DVR compared 
to D-STATCOM is verified by simulations. 
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4.4 MODELLING OF THE CONVERTER 
The continuous-time state space model of the plant consisting of the LC filter 
and the inverter can be obtained by considering the transformer current and capacitor 
voltage as two states. The grid current, id, which is generated by grid demand and 
generation is modelled as a current source disturbances as illustrated in Figure  4.4. 
+̶
 uVdc
Ll +
vCf
̶ 
id
iLl
Cf
n:1
rw2rsw
 
Figure  4.4 Small-signal model of the converter 
The resistive loads on the grid can help in passive damping of the LC filter 
resonance. The resistive loads act as an equivalent parallel resistance for the filter 
and decrease the resonance strength. In addition, the equivalent inductance value of 
the reactive loads is much higher than the filter inductance value, and therefore, they 
do not have any considerable effect on the resonant frequency of the filter. The 
continuous-time state space model of the plant is obtained as given in (4.8). 
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where Ll and rw are the transformer leakage inductance and wire resistance from the 
primary side (grid side), rsw is the on resistance of inverter switches, n is the 
secondary to primary turn ratio of the transformer, and vCf is the output voltage. 
For digital realisation of a control system for a continuous-time plant, the controller 
can be designed in the continuous-time domain and then be discretised using Tustin, 
backward or forward Euler method [104]. This discretised control system is an 
approximation of the continuous-time one. On the other hand, it is possible to design 
the control system directly in the discrete-time domain. The discretised plant model 
must, therefore, be used for the design. The input voltage to the LC filter is a Pulse 
Width Modulated (PWM) signal with an average voltage equal to u[k]Vdc. For the 
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 sampled current and voltages at the k-th sampling point, the effect of PWM voltage 
on the LC filter is equivalent to its average over the sampling interval. Therefore, the 
discretised PWM can be considered as a Zero Order Hold (ZOH) which samples the 
value of u at each sampling point and holds it for the whole sampling interval. The 
plant with the assumption of a ZOH input is discretised as follows [104]. 
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  (4.9) 
where Ts is the sampling interval, and Az, Bz and Ez are the discretised state space 
matrices. Nonetheless, the disturbance current, id, has a sinusoidal continuous-time 
pattern, and its value between samples cannot be considered constant as ZOH 
assumption. Therefore, in order to find a more accurate discrete-time representation 
for E, the response of the plant to a sinusoidal disturbance during one sampling 
interval is considered. The overall solution for the state space equation with 
disturbance input can be written as given in (4.10) [123]. 
 ( ) ( ) ( ) ( ) ( )0
0
0 0cos
tt t t
dt
t e t e I dλ ω λ f λ− −= + +∫A Ax x E   (4.10) 
For considering the response during one sampling interval, t0 is replaced with kTs, 
and t is replaced with (k+1)Ts. Furthermore, by a variable change as η=(k+1)Ts-λ, it 
yields, 
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Finding the solution gives (4.12). 
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This equation needs the derivative of the sinusoidal disturbance which is, in fact, the 
90̊ phase shifted value of the disturbance, [ ]di kβ , multiplied by ω0. It also needs the 
predicted disturbance value at the next sampling step (k+1). The problem of this 
discretised model is that it needs the ' 'α β  components. In the single-phase, these 
components are made by using a phase shift filter, such as SOGI, which introduces 
some conversion delay. In order to avoid this, if the sampling intervals are very short, 
the sinusoidal disturbance during each sampling interval can be approximated by a 
First Order Hold (FOH) which is the linear approximation of the signal. The 
discretised input disturbance matrix is then obtained in (4.13). 
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  (4.13) 
which is equivalent to the ZOH discretisation when , 1 ,d k d ki i+ = . The equivalent 
discrete-time state space model of the plant is then given by (4.14). 
 1 0 , 1,1
z z z z
k k k d k d ku i i+ += + + +x A x B E E   (4.14) 
Then, the plant transfer functions are calculated as given in (4.15). 
 ( ) ( ) ( ) ( ) ( )1 1 0 1f z z z z zC dV z z U z z z I z
− −
 = − + − + C I A B C I A E E   (4.15) 
The future value of disturbance current at the next sampling point in a steady state, 
when it includes the fundamental component as well as its harmonics and with the 
assumption of a constant amplitude during the prediction period, can be predicted by 
considering the steady-state impulse response of addition of discrete-time resonant 
transfer functions for the harmonic frequencies, as derived in (4.16). 
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 where h is the harmonic order, and hmax is the maximum order of harmonic 
component present in the signal. Only odd harmonics are considered, because the 
amplitude of even harmonics in the grid current is negligible. This predicted value 
can be placed in (4.14) when the harmonic content is so high that it affects the 
accuracy of the disturbance prediction. Nonetheless, this equation is not valid during 
transients, and because of its derivative operation, can give large transient prediction 
errors. Therefore, it was used only for the prediction of the first few harmonics which 
have larger amplitudes than the higher order harmonics. Here, the discrete-time 
realisation of the prediction with the assumption of considerable amplitude for only 
the 1st and 3rd harmonics is obtained in (4.17). 
 , 1| , , 1 , 2 , 34 6 4d k k d k d k d k d ki i i i i+ − − −= − + − .  (4.17) 
4.5 MODELLING AND DESIGN OF THE CONTROLLER 
According to Table  4.1, sampling rate is twice the switching frequency. This 
means that signals are sampled two times in every switching period, and PWM 
output is updated with the same rate. The control system is, therefore, discretised 
with this sampling rate. The higher sampling rate achieved by this method increases 
the gain crossover frequency of the controller which improves the active damping of 
the filter resonance and the disturbance rejection. The sampling and PWM patterns 
are depicted in Figure  4.5. D[k], in the figure, indicates the duty cycle which for the 
bipolar modulation is given in (4.18). It needs mentioning that digital controller is 
able to linearly set the value of duty cycle from 0 to 100 % which means that the 
maximum linear modulation index, ma, is equal to 1. 
 [ ] [ ]1
2
u k
D k
+
=   (4.18) 
Figure  4.5 shows that current ripples are filtered by the sampling pattern. However, 
capacitor voltage ripples are sampled, and they enter the control loop. They generate 
switching frequency ripples which are added to the control effort, u. Since these 
voltage ripples are small and high frequency, they are finally averaged by the LC 
filter, and their effect on the control system performance, in both the current and 
voltage control, is negligible. 
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Figure  4.5 Sampling and PWM pattern during sampling intervals 
Having defined the sampling and PWM pattern, a control algorithm is required such 
that converter output voltage tracks the reference voltage with ideally zero steady-
state error. The reference voltage for capacitor voltage is given in (4.19). 
 [ ] ( )1. cos sf DVRre VDVR kf VCv Vk q f+=  (4.19) 
where 
DVRDVR VV f∠ is the reference output phasor voltage, and 
1sV
kq is the reference 
angle obtained by a PLL from the grid voltage, Vs1, in order to synchronise the 
converter with the grid voltage. Since the reference input of the control system is a 
sinusoidal signal, zero steady-state error is ideally realised by introducing an internal 
model of the reference input to the control loop. This idea for controller design is 
based on the Internal Model Principle (IMP) in which the compensator includes an 
internal model of the reference input [41]. Therefore, in this case, the compensator 
must be a resonant one which models the sinusoidal reference input. 
The block diagram of the control system is displayed in Figure  4.6. It consists of the 
state feedback gains (Kz), the internal resonant model R(z) and the disturbance 
feedforward (F). 
 
Figure  4.6 Block diagram of the feedback control system 
The internal resonant compensator adds two states to the control system. The 
compensator can be included in the state space model to obtain a state space model 
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 for the whole system which simplifies the control design procedure. For this purpose, 
the compensator has been modelled by two resonant complex conjugate poles with 
complex conjugate feedback gains as given in (4.20). 
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where ω0 is the main voltage frequency, and ωc is the cut-off frequency of the 
resonant compensator. The obtained transfer function in (4.20) is consistent with the 
transfer function proposed in [124, 125] given in (4.21) with ωc equal to zero. 
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k z kR z
z T zω
+
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− +
  (4.21) 
However, the complex method is beneficial, if the resonant compensator is made 
adaptive to frequency variations by changing the value of the resonant frequency, ω0. 
The frequency response of the compensator is less sensitive to the frequency 
adaptation compared to the other method. It is because both the zero with the value 
in (4.22) and poles are adjusted for the new resonant frequency such that the 
frequency response is only shifted, and its gain and phase are less affected. 
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  (4.22) 
For including the new states in the model, the discrete-time block diagram of R(z) in 
the state space form, obtained from (4.20), is depicted in Figure  4.7. 
 
Figure  4.7 Discrete-time block diagram of R(z) 
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The new states are called cr  and cr , with the state feedback gains of rk  and rk . By 
assuming . 0refCfv = , e equals to -y, and equation (4.23) is obtained which is the z-
domain equivalent of the state space equation for the new states. 
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where ( )0c sj Trp e
ω ω− −= . Therefore, the state space model of the whole control 
system is obtained as given in (4.24). 
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and with the state feedback coefficient matrix, KIM, as follows. 
 
Ll Cf
IM z
r r i v r rk k k k k k   = =   K K .  (4.25) 
For discrete-time realisation of the resonant compensator in DF-II, it must be 
considered that resonant filter is a high Q filter. In DF-II, the error input, e, is first 
passed through an all-pole resonant filter which has two resonant poles. This all-pole 
filter works as an amplifier for the input signals in the range of the resonant 
frequency. Therefore, the value of the intermediate variable, w, may overflow in a 
fixed point implementation, or it may become inaccurate in a floating point 
implementation because of the round-off error. Therefore, the transposed DF-II is 
used for discrete-time realisation, as illustrated in Figure  4.8. 
The transposed DF-II realisation is also provided in (4.26). 
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where e is the tracking error and, 
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and, 
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Figure  4.8 Transposed DF-II realisation of the resonant compensator 
 Active Damping of Resonance 4.5.1
In (4.29), the transfer function of the plant with an added series resistor to the 
capacitor, rs, is shown. This resistor can act as passive damper for the filter 
resonance, because it increases the damping ratio of the second order system. 
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In addition, (4.30) shows the closed loop transfer function of the inner loop in 
continuous-time domain consisting of the current and voltage state feedbacks. 
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Comparison of the two transfer functions reveals that ideally current feedback works 
as a virtual impedance equal to 
Lli dck V n  and is able to replace the effect of the 
series resistor, rs, for having a similar damping ratio by adjusting its feedback gain, 
Llik . Nonetheless, the delay which exists in the discrete-time feedback loop reduces 
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the effectiveness of the active damping. The value of damping factor and resonant 
frequency is obtained in (4.31) which shows the effect of voltage feedback in shifting 
the resonant frequency to a higher frequency. This means that the output is less 
affected by high order disturbance harmonics and high frequency noise, because they 
get weaker as their frequency increases. 
 
( )
2
1
,
1
Cf
Ll
Cf
v dc
n
l f
i dc Ll
lv d
f
c
k V n
L C
k V n
Lk
Cr
V n
ω
V = ⋅
+
=
+
+
  (4.31) 
 Controller Design for Selective Harmonic Tracking 4.5.2
If it is required from the converter to track a reference voltage which includes 
selected harmonic voltages as shown in (4.32), the control loop must have a high 
gain at the selected harmonic frequencies. 
 ( )1 ,, .
1
, ,
,3,5,
cos s
DVR h
f V
DVR h k h
C ref
k
h
VVv fq
=
= +∑

,  (4.32) 
where h is the harmonic order, and 1,s
V
k hq  is the reference angle for each harmonic. In 
order to achieve this goal, resonant compensators (Rh) can be stacked as shown in 
Figure  4.9 so that the error signal is fed through a high gain controller at all the 
selected harmonic frequencies. This minimises the tracking error at those 
frequencies. If a zero reference at a selected harmonic frequency is commended to 
the controller, the control system works as a notch filter for that disturbance 
harmonic, and the effect of that harmonic content on the converter output voltage is 
attenuated. These harmonics in the output voltage are the result of the limited output 
admittance of the converter when no compensation is incorporated. 
 
Figure  4.9 Implementation of stacked resonant compensators for harmonic tracking 
( )1R z
e r( )3R z
( )5R z
 Chapter 4: DVR Converter Design and Control 99 
 Each compensator is tuned in a selected harmonic frequency which is supposed to be 
tracked. Because of the small bandwidth of each stage, the paralleled compensators 
do not affect each other’s performance, and they are only able to react to the 
frequency content which is in the vicinity of their resonant frequencies. For the 
purpose of modelling, the state space model must include the new states for the extra 
stages. The same approach as the previous section is used for all the harmonic 
resonant compensators. The resultant state space model is given in (4.33). 
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  (4.33) 
in which, 
 ,
,
0
0
r h
h
r h
p
p
 
=  
  
R ,  (4.34) 
and ( )0, c s
jh T
r hp e
ω ω− −=  is the resonant pole for each selected harmonic. The state 
feedback coefficient matrix, KIM, is, therefore, 
 ,1 ,1 ,3 ,3 ,1 ,1Ll Cf
IM z
r r r r i v r rk k k k k k k k   = =   K K   . (4.35) 
 Feedforward for Disturbance Rejection 4.5.3
Feedback controller has high loop gain only at the limited selected resonant 
frequencies. But, in a steady state, disturbance has frequency contents at the other 
harmonic frequencies as well as the selected compensated ones. This causes the 
series connected converter to have a limited output admittance at these frequencies 
which results in a steady state tracking error and introduces considerable voltage 
drops in response to the disturbance current at these harmonic frequencies. Although 
disturbance frequency content becomes weaker at higher frequencies, the output 
admittance is also decaying at frequencies closer to the filter resonant frequency. 
Moreover, during disturbance current transients some high frequency contents also 
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exist in the disturbance current. Therefore, the feedback controller does not have 
enough loop gain to respond to these transients fast enough, and high transient 
tracking errors may appear. 
This problem can be fixed by addition of more resonant compensators for the higher 
order harmonics. Since the compensation of harmonic voltages at these frequencies 
is not planned, the reference voltages for these frequencies are kept zero and 
therefore the response to disturbance current harmonics are controlled to a minimum. 
More resonant compensators need more computations by the digital controller. 
Nevertheless, since no other computations are performed for calculation of the extra 
harmonic reference voltages, the increased amount of computations are limited to 
only computing the discrete-time functions for the added compensators. 
Apart from this, active damping was shown to be effective in increasing the output 
admittance. However, it can be improved, if a disturbance feedforward compensator 
is used. Feedforward can totally eliminate or reduce the disturbance effect on the 
system output. It works by measuring the disturbance current and giving a 
compensation response by directly manipulating the control effort. The effectiveness 
of the feedforward has been presented in [126]. This compensation is high bandwidth 
and fast, because it does not go through the feedback loop and is directly commanded 
to the control effort. Therefore, by a proper design for disturbance feedforward, the 
adverse effects of disturbance harmonics on the converter output voltage are 
effectively attenuated or eliminated, and the extra resonant compensators are not 
required. 
The closed loop response of the system to disturbance with feedforward can be 
obtained as given by (4.36). It shows that for more effective disturbance rejection, 
the predicted value of id must be fed through the feedforward as well. 
 ( ) [ ]( )1 0 1 0 1Cf d IM IM IM IM IM IM IMv iG z z F F z
−
= − + + + +C I A B K Ε Ε B   (4.36) 
The response magnitude must be minimised by defining appropriate values for 
feedforward coefficients, F0 and F1, so that the dependency of the output to 
disturbance is minimised. A simple method is to find these values based on the 
steady-state response so that feedforward eliminates the effect of disturbance on the 
steady-state response of the output. This is not an optimum solution, because it does 
not consider transients. However, because it could improve the disturbance rejection 
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 for a wide frequency range, it is also effective during transients. The response to 
disturbance in a steady state is given by (4.37). 
 
( ) ( ) ( )
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× + + + −
C I A B K
Ε Ε B
  (4.37) 
This term must be zero in a steady state. id includes the fundamental component as 
well as harmonics, and it may also contain a DC component. Some methods have 
been presented in which the feedforward takes the advantage of using resonant 
compensators in the feedforward loop for selective disturbance harmonic rejection 
[127]. However, by considering id as DC, a simpler implementation is achieved 
which is effective in the whole frequency range, especially at low frequency range in 
which most of the disturbance harmonics exist. By replacing Id(z) with the z-
transform of the step function and equating (4.37) with zero, the proportional 
feedforward terms are obtained as given in (4.38). 
 
( )( ) ( )
( )( ) ( )
11 1
0 0
11 1
1 1
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IM IM IM IM IM IM IM IM IM IM
−− −
−− −
= − − + − +
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C I A B K B C I A B K Ε
C I A B K B C I A B K Ε
 (4.38) 
 Calculation of the System Transfer Functions 4.5.4
The closed inner loop transfer function including only the current and voltage 
state feedback, the control system open loop transfer function, the closed loop 
transfer functions from the reference input and disturbance input to control effort and 
output are given in (4.39) to (4.45). 
 ( ) 1inner z zopen loopG z
−
− = −C I A B   (4.39) 
 ( ) 1Cf
inner z z z z
v rG z
−
= − +C I A B K B   (4.40) 
 ( ) 1IM IM IMopen loopG z
−
− = −K I A B   (4.41) 
 ( ) ( ). 11ref
Cf
IM IM IM IM IM
u v
G zI R z
−
 = − − + K A B K B   (4.42) 
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 ( ) ( ). 1ref
C Cf f
IM IM IM IM IM
v v
G z R z
−
= − +C I A B K B   (4.43) 
 ( ) [ ]( ) [ ]1 0 1 0 1 0 1d IM IM IM IM IM IM IMu iG z z F F z F F z
−
= − − + + + + + +K I A B K Ε Ε B  (4.44) 
 ( ) [ ]( )1 0 1 0 1C df
IM IM IM IM IM IM IM
v iG z z F F z
−
= − + + + +C I A B K Ε Ε B   (4.45) 
where, 
 ( ) ( ) ( )1 3R z R z R z= + + .  (4.46) 
 Pole Placement Technique 4.5.5
In order to find appropriate state feedback gains pole placement technique is 
used [42]. Poles must be placed such that the minimum stability margins as well as a 
desirable transient response are satisfied. At first, Linear Quadratic Regulator (LQR) 
method is used for finding an optimal placement. Because of the difficulty in 
achieving the desired margins by changing the weighting values, the results of this 
method is used and modified in order to achieve the desired control performance. 
The harmonic compensators introduce additional poles to the loop transfer function. 
By using LQR method, they are placed on an arc close to the unity circle at the 
resonant frequencies of pr,h. In addition, the resonant compensators, Rh(z), introduce 
some zeros to the control loop which form the closed loop zeros of the system. These 
zeros are also located on an arc with smaller radius and still close to the unity circle 
and their corresponding resonant poles so that the phase lag caused by the resonant 
poles in the loop transfer function is compensated by nearby zeros. The zeros are 
placed with an angle at about half way between two adjacent resonant poles as given 
in (4.47). The number of these zeros is one less than the number of the resonant 
compensator poles as illustrated in Figure  4.10. 
 ( )0
4,5,4,5,
,  0, 2, 4,sj m Tzz r e m
ω±≈ =


   (4.47) 
As the transfer function of resonant compensator in (4.20) shows, place of the zeros 
in the open loop transfer function is also dependent on the feedback gain and pole 
placement. Therefore, closed loop poles should not be placed far from their open 
loop locations. This makes them stay close to their corresponding resonant zeros so 
that their phase compensation effect is preserved. This makes the phase lag of the 
loop not affected considerably by the introduced stacked resonant compensators. 
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 However, the closer the zero and poles are, the less resonant gain is achieved by the 
resonant compensator. Figure  4.10 shows the desired closed loop pole placement and 
the open loop pole-zero map plot in which closed loop poles are placed at half way 
angle between two adjacent resonant poles with a radius of rp = 0.985 [42]. This 
radius is chosen so that the maximum calculated tracking errors at resonant 
frequencies is less than 0.5 %. With the same radius for the pole locations, a similar 
loop gain is also achieved for all the resonant stages. Therefore, poles are placed as 
given in (4.48). 
 ( )0
4,5,4,5,
,  0, 2, 4,sj m Tpp r e m
ω±= =


   (4.48) 
 
Figure  4.10 Pole-zero map plots of resonant compensators for the closed loop (red) and the open loop 
(blue) transfer functions, and the arrows indicating the movement of poles 
For effective active damping, the gain crossover frequency of the control loop must 
be three to twenty times higher than the filter resonant frequency so as to be able to 
compensate the resonance and attenuate the output response to disturbance. The plant 
has two resonant poles with the resonant frequency calculated in (4.49). 
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These poles are moved towards the z = 0 point to form the complex conjugate 
dominant poles. These poles and the last remaining pole will shape a third order 
system and determine the bandwidth and gain crossover frequency of the control 
system, stability margins, resonance damping and disturbance rejection. The 
bandwidth of the system must be sufficiently smaller than the Nyquist frequency, 
sTπ . A limit of 0.5 7500 2 krad ssTπ π= × is recommended [104]. The dominant 
complex conjugate poles are placed as given in (4.50). 
 1,2
1,21,2
sj T
pp r e
ω±=   (4.50) 
The third pole, which is left from the resonant compensators, is also moved towards 
the z = 0 on the real axis as given in (4.51). It can be moved so much that its effect on 
the complex conjugate poles is minimised. However, this needs a high control effort 
and may lead to saturation of the control effort, and therefore, non-linearity in the 
control loop. This may cause the instability of the control loop. 
 
33 pp r=   (4.51) 
For pole placement, maximising the bandwidth and gain crossover frequency is the 
target. This maximises the disturbance rejection and active damping. The limits are 
the stability margins and control effort. The limits of 45° phase margin and 8 dB gain 
margin are set for the open loop transfer function. The converter is linear up to ma 
equal to 1, and the rated voltage of the converter with a 100 Vdc source voltage is 50 
VRMS which is equal to 70.7 Vp. This means that a maximum of 41 % overshoot can 
be reached in the linear region of the converter for the rated output voltage. To have 
a margin due to the source and switch voltage drops and disturbance effects, the over 
shoot of control effort is limited to 20 % (ma = 0.85) so as to avoid nonlinearities. 
These three poles are placed by a configuration similar to the Butterworth Placement 
in continuous-time domain [128]. The matched placement in the discrete-time 
domain is given in (4.52). 
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3
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1,2
3
,
,
s s s s s s s
s s
j T r T jr T
p
r T
p
p r e e e
p r e
ω q q± − ±
−
= = ⋅
= =
  (4.52) 
where rs is the matched radius of the placement in the continuous-time domain which 
defines the bandwidth. θs is the matched angle of placement of complex conjugate 
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 poles in the continuous-time domain. For the third other Butterworth filter, θs is 
equal to 60°. 
In order to find the proper values for rs and θs, a software routine finds the value of 
stability margins while increasing the bandwidth by increasing rs step by step and 
performing the placement in each step. The placement with the highest value of rs in 
which the above mentioned limits for margins are not violated is considered as the 
desired pole placement. Using this method, the maximum bandwidth and disturbance 
rejection is achieved. The time domain response of the control effort is, then, 
simulated in order to find the overshoot. If the overshoot is higher than the defined 
limit, θs is decreased, and the program is performed again until the overshoot limit is 
satisfied. Decreasing this parameter moves the poles closer to the real axis and 
increases the damping which reduces the overshoot. 
 Calculation of Feedback Coefficients 4.5.6
The state feedback coefficients for the desired pole placement in discrete-time 
domain are calculated by using the Ackermann’s formula, as given in (4.53). 
 [ ] ( ) ( )2
1
0 0 1 IMIM IM IM I IM IM MP
−
 = × ×  
K B A B BA A , (4.53) 
where P is the polynomial whose roots are the desired places for poles of the system. 
The problem of this equation is when the dimensions of the matrices are high, i.e. 
there are a number of resonant compensators in the control loop. As the number of 
resonant compensators is increased, and consequently, the dimensions of the 
matrices in the equation rise, the accuracy of the numerical calculations deteriorates 
due to round-off error. The δ operator in (4.54) can improve the numerical accuracy 
of finite-word-length calculations including both the fixed point and floating point 
calculations [129]. 
 1qδ −=
∆
,  (4.54) 
where q is the shift operator, and Δ can be equal to the sampling interval or a free 
parameter to minimise the round-off error [130]. By assuming Δ equal to one and by 
replacing (4.54) in the state space model of the system and solving for δx, a modified 
state space model for the system is obtained, as given in (4.55), which improves the 
numerical accuracy of the matrix calculations. 
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 IM IM∆ −A = A I   (4.55) 
By replacing IM∆A  in (4.53), more accurate feedback coefficients for a desired 
placement are calculated with even a high dimension of state space model matrices. 
 Control Design Results 4.5.7
Some parameters of the designed control system are summarised in Table  4.2. 
Five resonant compensators are stacked in order to be able to compensate the odd 
harmonics up to the 9th harmonics. 
Table  4.2 Control design parameters 
ωc 0.5×2π rad/s 
rp1,2, ±ω1,2Ts 0.752, ±0.214 rad 
rp3 0.7 
rp4,…,12 0.985 
The closed loop and open loop pole-zero map plots are depicted in Figure  4.11. It 
shows the movement of resonant poles of filter towards the z = 0. 
 
Figure  4.11 Pole-zero map plots for the open loop (blue), and the closed loop (red) transfer functions 
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 The closed loop frequency response of the inner loop in (4.40) as well as the open 
loop frequency response of this loop in (4.39) is plotted in Figure  4.12. As discussed 
in Section  4.5, the state feedback works as an active damper and attenuates the 
resonance of LC filter. The figure also shows the response in presence of one 
sampling interval loop delay as discussed in Section  4.6. The system with loop delay 
has poles outside the unity circle and has become unstable. This shows that loop 
delay can adversely affect the active damping to a great extent. 
 
Figure  4.12 open inner loop (blue), closed inner loop (red), and closed inner loop with delay 
(magenta) Bode plots 
In order to show the control system performance, the open and closed loop frequency 
response Bode plots are illustrated in Figure  4.13. The resonant gain at the selected 
harmonic frequencies can be observed in the open loop bode plot. The closed loop 
gain and phase at the selected frequencies of 50, 150, 250, 350 and 450 Hz is 
controlled to about 0 dB. 
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Figure  4.13 (a) Open loop Bode plot, and (b) closed loop bode plot 
In addition, in order to observe the disturbance rejection performance of the control 
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 without the feedforward are illustrated in Figure  4.14. The frequency response is 
obtained with the assumption of the perfect prediction of disturbance. It can be 
observed that the proportional feedforward has been able to improve the disturbance 
rejection especially at lower frequencies. Also, the control system works as a notch 
filter at the selected harmonic frequencies and rejects these disturbance frequency 
contents more effectively. 
 
Figure  4.14 Output closed loop response to disturbance without feedforward (blue), and with 
feedforward (red) 
Table  4.3 shows the frequency response performance of the designed control system. 
Transient response analysis is also performed. In order to reduce the transient effects 
when DVR controller is enabled, its breaker is opened when the disturbance current 
crosses zero, i.e. ( )cos did kI q  equals to zero, and consequently, dikq is ±90̊. In 
addition, as discussed in Chapter 5, to minimise the active power consumption of 
DVR, the phase of filter capacitor voltage is 90° shifted from phase of disturbance 
current. Therefore, the voltage reference is ( ) [ ]s 90co df iC kV s kq + °  which shows 
that it has a step change at the start-up moment. This can be fixed by forcing a ramp 
limited reference voltage at start-up. However, the transient response performance to 
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this step reference, ( ) [ ]max 0cosfC skT kV sω , is provided in Table  4.3 as the response 
to a worst case condition. 
Table  4.3 Frequency response and transient step response performance 
Min. 
disturbance 
rejection 
without feedforward -2.6 dB at 1.45 kHz 
with feedforward -13.5 dB at 2.22 kHz 
Steady-state gain error 
at ω0, 3ω0, 5ω0, 7ω0, 9ω0 
-38.6, -35.5, -28.4, -15.6, 9.88 
×10-3 dB 
Steady-state phase error 
at ω0, 3ω0, 5ω0, 7ω0, 9ω0 
-25.6, -76.6, -126, -167, -167 
×10-3°  
Phase margin, gain margin 45°, 8.3 dB 
Gain crossover frequency 4 kHz 
Maximum ma 0.85 
Output overshoot 32 % 
Settling time 10.3 ms 
4.6 LOOP DELAY COMPENSATION 
Digital controllers need some time for their control computations. This time 
interval includes acquiring current and voltage samples, performing synchronisation, 
voltage reference and control effort calculation and updating the output PWM. This 
adds some delay to the control loop which increases the phase lag of the control loop 
transfer function, and therefore, reduces the phase margin. A delay equal to one 
sampling interval introduces a phase lag of 360×fcrossover×Ts = 48° at the gain 
crossover frequency of the designed control system which reduces the phase margin 
by the same amount and can result in instability. Redesign of the controller with 
consideration of the delay may be helpful for stabilising the system, but it needs 
decreasing the bandwidth of controller in order to lower the gain crossover 
frequency. This reduces the effectiveness of active damping and disturbance 
rejection of the controller. 
The digital controller has one sampling interval as the maximum period for the 
computations, and the PWM is updated at the next sampling point. Therefore, a fixed 
delay equal to one sampling interval exists for control effort update (z-1U(z)). This 
means that one new state has entered the control loop. It also needs mentioning that 
PWM output which is averaged as ZOH with the transfer function in (4.56) 
introduces a delay approximately equal to half a sampling interval (a quarter of 
switching period). 
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ss TsT s
s
eZOH s e
sT
− −−
= ≈   (4.56) 
Phase lag of the PWM delay can be compensated by using phase lead compensation. 
However, it adds new states to the control loop which must be included in the state 
feedback analysis of the control system. Therefore, the compensation of this intrinsic 
delay is overlooked, and since it is already included in the discrete-time plant model, 
with proper design of the controller enough stability margins can be achieved. 
In order to compensate the computation delay, a predictor can be used to predict the 
values of the states at the next sampling point (xk+1). The prediction pattern for one 
computation period is illustrated in Figure  4.15. The predicted control signal, 
up=uk+1|k, is calculated by using the predicted sample values. Thus, the control signal 
which will be applied at k+1 sampling point would have been made by using the 
predicted state values for k+1 sampling point. 
 
Figure  4.15 Sampling and prediction pattern 
The prediction can be performed independent of the plant model. Linear or slope 
based predictor predicts the future values of the states with the assumption of a linear 
pattern for the state values during the prediction period. The transfer function of this 
predictor for prediction of one sampling interval ahead is given in (4.57). 
 ( ) 12P z z −= −   (4.57) 
It adds a second state to the system, and also, its predictions are not valid at high 
frequencies. A better method is to use a phase lead compensator to compensate the 
phase lag of the delay. It can be obtained by considering the few first terms of the 
Taylor series of ssTe − and discretising the transfer function by using Tustin 
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transform. The inverse of the discretised transfer function has a phase lead which can 
compensate the phase lag for a higher range of frequencies. 
 ( )
21
2
2 1
2 5
s TustinsT z ze
z z
−− + +→
− +
  (4.58) 
This method has also the problem of added states as well as the limited frequency 
range. The new states as well as the delay state must be included in the state 
feedback analysis for determining the new state feedback gains. 
An ideal approach is to use a model-based predictor which can theoretically 
compensate the delay for the whole frequency range and cancel out the introduced 
delay pole from the system. By using this predictor, the control design is simplified 
and the delay is not considered in the control design procedure. Although model 
inaccuracies do not let a perfect pole-zero cancellation, this approach is still effective 
in minimising the delay effect on the system, if inaccuracies are small. Adaptation of 
the model to plant parameter variations is helpful in reducing the prediction error as 
discussed in Section  4.7. 
For realising a model-based predictor, the discrete-time state space model of the 
system in (4.9) and (4.13) can be used for prediction of the state values as calculated 
in (4.59). 
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where zpx  is the predicted state values at the next sampling point, ˆ
zA , ˆ zB , 0ˆ
zE  and 
1
ˆ zE  are the discrete-time prediction model state space matrices, and up is the 
predicted required control effort. up is calculated using (4.60) and (4.62). 
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  (4.60) 
where rp is the predicted output of resonant compensator. As observed in (4.62), the 
disturbance current, id, needs to be predicted for up to two sampling intervals ahead 
by using the disturbance prediction equation of (4.17). With transformed DF-II 
realisation for resonant compensators, the predicted resonant terms in (4.60), rp,h, are 
calculated as given in (4.61). 
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 ( ), .f fC ref Cp p pe v v= − ,  (4.62) 
where ep is the predicted tracking error. In addition, as discussed in Chapter 3, vs1 is 
sampled at the beginning of each sampling period, k, and the calculated 1sVkq  by PLL 
is equal to the phase angle of voltage at the next sampling step (p = k+1), i.e. 
1
1
sVo
k kq q += . This value is, then, used for calculation of the reference voltage. Thus, the 
calculated reference voltage is, in fact, the predicted value of this voltage at the next 
sampling point as given in (4.63). 
 ( ) ( ),, .
1,3,5
, ,
,
cos
DVR h
f
DVR h k
C ref o
p
h
h VVv t q f
=
= +∑

,  (4.63) 
where ,
o
k hq is reference angle for each harmonic which is obtained from Vs1 by PLL. 
The block diagram of the internal model control system with predictor is depicted in 
Figure  4.16. 
 
Figure  4.16 Block diagram of the control system with delay and predictor compensator 
In order to have a perfect prediction, the prediction model matrices must contain the 
real parameter values from the plant. In this case, the delay pole is cancelled out by 
the predictor, and the transfer functions obtained in Section  4.5 are valid for analysis 
of the system performance. However, when modelling inaccuracies exist, control 
loop transfer functions can be obtained by finding the transfer function of the 
prediction functions. By considering the block diagram of Figure  4.16, the plant 
response is given in (4.64). 
 ( ) ( ) ( ) ( ) ( )1 1 0 1IM IM IM IMp dIM z z Uz z z I z
− −=  − + + X I A B E E   (4.64) 
Predictor
Plant1z −
F
( )dI z
( )pU z
IMK
( )IMp zx
( )IM zx
( )U z
( )fCpV z
( )fCV z( )R z, .fC refpV
( ),d pI z
−
114  Chapter 4: DVR Converter Design and Control 
  
Therefore, the response of the predictor is calculated in (4.65) and represented in 
terms of new defined matrices, IMpB and 
IM
pE . 
 
( ) ( ) ( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
1 1
1
0 1 0 1
ˆ ˆ
ˆ ˆ ˆ
IM IM IM IM IM
p
IM IM IM IM IM IM
d
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p p p
p
d
z z U z
z z z I z
z U z z
z
z I
− −
−
 =   
 + 
− +
− + +  
+
= +
A I A B B
A I A E E E E
B E
X
  (4.65) 
The predicted control effort is then calculated as given in (4.66). 
 ( ) ( ) ( ) ( ) ( ) ( ), 1 ,. 0F Ff IC ref IMp p dpM pU z V z zR I zz z= − + +XK ,  (4.66) 
where index p indicates the predicted value of samples, disturbance input and the 
reference input for k+1 sampling point. The transfer functions of the system with 
delay compensator are obtained in (4.67) to (4.71). 
 IM IMopen loop pG − = K B   (4.67) 
 ( )( ) ( ). 11ref
Cf
IM IM
pu v
G z R z
−
= +K B   (4.68) 
 ( ) ( )( ) ( ). 1 11ref
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IM IM IM IM IM
pv v
G z z R z
− −
= − +C I A B K B   (4.69) 
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 = − × + − 
 
+ + 
 
B K B
C I A K E
Ε Ε
  (4.71) 
With the condition of perfect prediction, these transfer functions are equal to the 
transfer functions in (4.41) to (4.45) calculated for the case with no delay. The 
advantage of this predictor compared to Smith predictor is that the recent samples as 
well as the control effort are used for prediction, while in the other method only 
control effort is used, and prediction is dependent on the previously calculated values 
of the states in the prediction model. Thus, this makes the method sensitive to plant 
parameter variations and error accumulation. Therefore, the predicted values by the 
proposed method are more accurate and less sensitive to parameter variations. 
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 The accuracy of prediction defines the efficiency of delay compensation. Active 
damping, disturbance rejection and reference tracking are dependent on the accuracy 
of the prediction. More accurate prediction leads to having frequency response closer 
to the ideal case with no delay. For disturbance prediction, however, as mentioned in 
Section  4.4 the accuracy of prediction can only be guaranteed in a steady state and is 
also dependant on the number of harmonics included in the disturbance prediction 
equation. Therefore, the frequency response from disturbance to output with an 
accurate prediction and also ZOH approximation for future values of id are 
compared. In the latter case, the value of id is assumed to be constant during the 
prediction interval. In other words, the terms id,k+1|k  and id,k+2|k, in (4.59) and (4.60) 
are replaced with the current sampled value of the disturbance, id,k, and the transfer 
functions are recalculated with this assumption. Figure  4.17 shows the bode plots for 
the two cases. They show that the ZOH prediction of disturbance causes to have 
about 5.4 dB attenuation in the disturbance rejection which is very low compared to 
the high rejection amount provided by feedforward. 
 
Figure  4.17 Output closed loop response to disturbance with (red) and without (blue) prediction of 
disturbance 
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4.7 ADAPTIVE PREDICTION MODEL 
Because of measurement inaccuracies, tolerances and usage, some inaccuracies 
may enter the prediction model. Moreover, the DC bus voltage may also be variable, 
but it is easily measurable, and its variations can be included in the prediction model. 
In order to find the robustness of the system to model inaccuracies, a condition in 
which the real Cf value is 25% less than the value in the prediction model and real Ll 
value is 10% less than the model value is assumed. The results for the control system 
performance are summarised in Table  4.4. It shows that the stability of the system is 
preserved even with prediction model inaccuracies. However, compared to the 
results in Table  4.3, phase margin is reduced. The steady-state errors have not been 
affected considerably because of the small prediction interval. An online or offline 
method for estimation of plant parameters can be implemented to improve the 
control performance. 
Table  4.4 Control performance with plant parameter variations 
Ll -10% 
Cf -25% 
Steady-state gain error 
at ω0, 3ω0, 5ω0, 7ω0, 9ω0 
-38.7, -35.7, -29.1, -16.7, 8.0 
×10-3 dB 
Steady-state Phase error 
at ω0, 3ω0, 5ω0, 7ω0, 9ω0 
-23.6, -70.1, -118, -160, -168 
×10-3 dB 
Phase, gain margin 31.8°, 9.7 dB 
 Compensation of Switch Voltage Drop and DC Supply Variations 4.7.1
up can be compensated for variations of the Vdc so that the state space model 
and the control performance are not affected by these variations, as given in (4.72). 
 
.
.
.
nom
comp dc
p p est
dc
Vu u
V
=   (4.72) 
The value of .estdcV  can be easily measured and filtered by the digital controller in an 
online manner. .nomdcV  is the nominal value of this voltage which is already included 
in the prediction model. With this compensation, there is no need for adaptation of 
the prediction model to supply voltage variations. In addition to this, the voltage 
drops of IGBT and diode switches decrease or increase the voltage supplied to the 
LC filter dependant on the direction of the current. This affects the tracking 
performance and the prediction algorithm. It takes some time for the feedback loop 
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 to respond to this abrupt change in the supplied voltage, and therefore, a sudden 
voltage drop or rise appears in the output voltage at the zero-crossing of the inverter 
current. A Feedforward compensator can be implemented by sensing the direction of 
the predicted transformer current, ,lL pi , and then, compensating the drop or rise by 
increasing or decreasing the control effort, up, accordingly. Equation (4.73) shows 
how up must be compensated in order to achieve the desired upVdc voltage at the 
inverter output. 
 
( )( )( )
( )( )( )
.
,
.
,
sgn 21
2 sgn 2
l
l
comp IGBT
L p p dc on
p dc comp Diode
L p p dc on
i u V V
u V
i u V V
 + − =  
− − +  
  (4.73) 
Equation (4.74) shows the calculated compensated control effort which also includes 
the DC voltage compensation of (4.72). 
 
( )( )
( )
.
,.
.
sgn
l
nom Diode IGBT
p dc L p on oncomp
p est Diode IGBT
dc on on
u V i V V
u
V V V
+ +
=
+ −
  (4.74) 
 Adaptation of the Prediction Model to Filter Parameter Variations 4.7.2
In this section, a method is proposed variations in which the estimated or 
measured values of plant parameters are used in order to adapt the prediction model 
to filter parameter variations. In this method, the entries of the prediction model 
matrices in (4.59) are corrected by some correction terms. These terms are obtained 
with the assumption of small sampling interval such that the exponential function for 
discretisation can be approximated by the first four terms of its Tylor series as given 
in (4.75). 
 2 2 3 3ˆ ˆ ˆ2 6sT s s se T T T≈ + + +
A I A A A   (4.75) 
By applying this approximation to (4.9) and (4.13) and eliminating the negligible 
terms, the approximated state space matrices in (4.76) are obtained. 
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In addition, the approximated feedforward terms are obtained using (4.38), as 
follows. 
 0 1 / 2iF F k= ≈   (4.77) 
By using the approximated model, the correction terms for entries are obtained as 
given in (4.78). 
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  (4.78) 
where ,ˆ
z
i je  denotes the entries for both the 0ˆ
zE  and 1ˆ
zE . The nom. index indicates 
the nominal value of the parameters as already exists in the prediction model, and 
est. indicates the measured or estimated values. The DC supply voltage has already 
been compensated, and therefore, it is excluded from the correction terms. 
Figure  4.18 shows the affected frequency range of the open loop Bode plot for the 
case in Table  4.4 with and without the corrected prediction. With correction the 
phase margin was increased by 6.4°. The algorithm also tries to return the gain 
margin to its value before introduced parameter variations and reduces it by 2.3 dB. 
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Figure  4.18 Open loop Bode diagram without (magenta) and with (blue) parameters variations, and 
with adapted prediction model (red) 
In order to implement an online parameter estimation method, the value of Ll and Cf 
can be estimated by using the sampled current and voltages. iLl and vCf are 
transformed to the virtual synchronous reference frame by dqα α β′ ′→ →  
transformation for single-phase parameters. It can be performed by SOGI which can 
provide some filtering. More filtering may be required in order to minimise the 
transient effects on the estimation. The delay in estimation caused by conversion and 
filtering does not affect the stability of the system. As Table  4.4 showed, system is 
still stable with limited parameter variations. The transformation technique can also 
be made adaptive to frequency variations. 
As shown in Chapter 3, even numbered harmonics are present at the output of 
transformation in addition to the desired DC value, and they adversely affect the 
parameter estimation. MAF is used at the outputs to eliminate the harmonic content. 
Since only the even numbered harmonics are present at the output, a window length 
of equal to half a main voltage period is required. The parameter estimation is, then, 
performed by (4.79) and (4.80). 
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Online implementation of this method or other plant estimation algorithms needs 
some resources of the digital controller and may not be practical. Moreover, because 
of inaccuracy of voltage and current measurements, and unmeasured parasitic 
impedances of the filter and inverter, the accuracy of this method is not guaranteed. 
Therefore, it is assumed that an offline and accurate method estimates the value of 
these parameters before DVR start of operation. 
  Adaptation of Feedback and Feedforward Coefficients 4.7.3
When there is a change in the plant parameters, active damping and stability 
margins can be affected adversely. The state feedback coefficients can be adaptively 
changed in order to minimise these effects on the control performance. An adaptive 
method is proposed in which the target of adaptation is to maintain the same 
damping performance and stability margins regardless of the filter parameter 
variations. The feedback coefficients of the resonant compensators are neglected 
from adaptation. The loop frequency response is to a great extent independent of the 
plant parameters at the frequencies in the vicinity of the resonant frequencies. 
Therefore, only the current and voltage feedback coefficients, ki and kv, are 
considered for the adaptation. 
The correction terms are obtained by the assumption that the prediction model has 
been perfectly adapted to parameter variations. Therefore, with the ideally 
compensated delay, the inner closed loop transfer function of (4.40) can be used. In 
order to find the correction terms, the approximated state space matrices in (4.76) are 
replaced in the transfer function equation. Then, the approximated transfer function 
is obtained in (4.81) by eliminating the negligible terms. 
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The equation shows that the feedback coefficients must be corrected according to the 
estimated plant parameters as given in (4.82) such that the damping ratio does not 
change with parameter variations. 
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The DC supply voltage has already been compensated, and therefore, it is excluded 
from the corrections. The correction of feedforward terms is also given in (4.83) 
which is obtained by using the approximated values in (4.77) and the kiLl correction 
term obtained in (4.82). 
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.
0,1 0,1 .
est
nom l
nom
l
LF F
L
=   (4.83) 
For comparison, the open loop Bode diagram of the system with varied plant 
parameters as the case in Table  4.4 as well as the adapted system with both the 
feedback coefficient correction and the model correction is plotted in Figure  4.19. It 
shows an improvement of 13.1° in the phase margin which returns it to 44.9°. The 
gain margin has also been returned to its value before the introduced parameter 
variation which is 8.3 dB. Therefore, when these corrections are applied to the 
control system, the stability of system is improved and stability margins return to the 
designed values. 
In Figure  4.20, bode plots of the closed loop response to disturbance for the case with 
varied plant parameters and the case with both the adapted prediction model and the 
adapted feedback and feedforward coefficients are plotted. The plots show that the 
adaptive method does not necessarily improve the disturbance rejection but tries to 
return the frequency response to the normal case in which no parameter variations 
existed. The disturbance rejection for the frequencies below the main frequency is 
weakened, but it is still high enough for an effective low frequency disturbance 
rejection. 
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Figure  4.19 Open loop Bode diagram without (magenta) and with (blue) parameters variations, and 
with adapted prediction model and feedback coefficients (red) 
 
Figure  4.20 Output closed loop response to disturbance without (magenta) and with (blue) parameter 
variations, and with adapted prediction model, feedback and feedforward coefficients (red) 
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 4.8 SIMULATION STUDIES 
Modelling and Simulation of the DVR system response with block diagram in 
Figure  4.2 and the control system in Figure  4.16 is performed in PSCAD/EMTDC 
with the system parameters listed in Table  4.1. 
 Case 1: Reference Tracking Performance 4.8.1
For the first case, the performance of the control system to a reference input 
equal to ( ) [ ]max 0cosfC skT kV sω  without the presence of disturbance is simulated. 
Figure  4.21(a) shows the reference input as well as the output voltage of the 
converter, vCf, illustrating satisfactory transient and steady-state responses with a 
settling time about one quarter of main cycle. The control effort which is plotted in 
Figure  4.21(b) shows that the control effort overshoot is inside the linear region. 
 
Figure  4.21 (a) Transient response to the fundamental harmonic reference input, and (b) control effort 
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 Case 2: Harmonic Reference Tracking Performance 4.8.2
For the second case, the controller performance was observed in the response 
to an arbitrary input reference containing odd harmonic voltage references up to 9th 
harmonic. A disturbance current caused by a rectifier load is also injected to the 
converter. The disturbance current contains high level of odd harmonics. The 
response is plotted in Figure  4.22. The output voltage, vCf, in Figure  4.22(a) tracks 
the reference with no obvious steady-state error. The small ripple errors in 
Figure  4.22(b) are the capacitor voltage ripples. The small spikes are caused by the 
switch voltage drops during current zero-cross as explained in Section  4.7.1. The 
compensation algorithm has been able to reduce the tracking error during current 
zero-cross but has not been able to completely eliminate it. 
To test the effectiveness of disturbance rejection, the disturbance current is removed 
from the system and the response is plotted in Figure  4.23. It shows that the tracking 
error is similar to the case with the presence of disturbance current in Figure  4.22(b). 
This illustrates the effectiveness of the controller in rejection of disturbance in the 
output voltage of the converter. 
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Figure  4.22 (a) Output and reference voltages, and (b) tracking error 
 
Figure  4.23 Tracking error without the presence of disturbance current 
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 Case 3: No Disturbance Feedforward or Loop Delay Compensation 4.8.3
In the third case, the response without applying either disturbance feedforward 
or loop delay compensation is evaluated. The response with removed disturbance 
feedforward is plotted in Figure  4.24. The output voltage, vCf, in Figure  4.24(a) 
shows more transient error. The steady-state tracking error in Figure  4.24(b) also 
shows some harmonic ripples caused by the disturbance harmonics. The amount of 
current zero-cross spikes have also increased. This illustrates the effectiveness of 
disturbance feedforward in eliminating the harmonic contents from the output 
voltage. 
 
Figure  4.24(a) Output and reference voltages, and (b) tracking error without disturbance feedforward 
Figure  4.25 shows the response when the delay compensation algorithm is not 
applied. The tracking error in Figure  4.25(b) has increased considerably in both the 
transient and steady-state conditions. This is caused by the high bandwidth of the 
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 system. The variations of the currents and voltages during the loop delay of one 
sampling interval is so high that considering fixed values for the current and voltages 
leads to inaccurate calculation of feedback control values. This increases the ripple 
errors and reduces the stability of the system. 
 
Figure  4.25(a) Output and reference voltages, and (b) tracking error without loop delay compensation 
 Case 4: Adaptive Algorithm Performance 4.8.4
In the fourth case, performance of the adaptive algorithm is studied. Tracking 
error in response to the arbitrary reference voltage when plant parameters are varied 
as the case in Table  4.4 is plotted in Figure  4.26(a). In addition, the tracking error for 
the adapted control system when the model adaptation, feedback coefficient 
adaptation and feedforward coefficient adaptation are applied is plotted in 
Figure  4.26(b). The results show that the system is robust to small parameter 
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variations and the tracking error has not changed noticeably. Thus, when the 
adaptation is applied, no considerable improvement is observed in the response. 
 
Figure  4.26 Tracking error with parameter variations, (a) without, and (b) with adaptation 
Since the effectiveness of the adaptation method in stabilising the system cannot be 
clearly seen in Figure  4.26, a case with extreme plant parameter variations is 
simulated. Both the values of inductance and capacitance were dropped by 40 %. 
Figure  4.27 shows that without adaptation the output voltage, vCf, has high frequency 
ripples and the tendency to instability. The phase margin in this case is about 2.5°. 
However, the tracking error of the adapted system in Figure  4.28 shows a stable 
response with a decreased tracking error. This proves the effectiveness of the 
proposed adaptive algorithm in stabilising the system and reducing the tracking error. 
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Figure  4.27 Response with extreme parameter variations, (a) output voltage, and (b) tracking error 
 Case 5: Load Disconnection and Reconnection Performance 4.8.5
The fifth case illustrates the response to the whole grid load disconnection and 
reconnection in Figure  4.29. The load is discounted at 135 ms. A high voltage ripple 
is generated which is caused by the slow operation of the feedback controller in 
response to the abrupt change. The disturbance feedforward operation also increases 
the overshoot, because the transient response has not been considered in the design 
of the feedforward compensator. Nonetheless, the response time is short and the 
voltage overshoot ripples disappear after about 3 ms, and the voltage settles back to 
the reference after about 11 ms. In addition, the response to the load reconnection at 
160 ms does not show any considerable transient fluctuations. 
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Figure  4.28 Response with adaptation to the extreme parameter variations, (a) output voltage, and (b) 
tracking error 
 
Figure  4.29 Response to a load disconnection at 135 ms and reconnection at 160 ms 
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 4.9 EXPERIMENTAL STUDIES 
In order to test the feasibility and performance of the control algorithm, some 
Hardware-in-The-Loop (HIL) tests are performed. The control algorithm is 
implemented using TI TMS320F28335 DSP microcontroller and tested using 
Typhoon HIL. An introductory description for the operation of this device and its 
DSP interfacing is provided in Appendix A. This device emulates the behaviour of 
the modelled DVR system in Figure  4.30, and simulated current and voltage signals 
are fed back to analogue inputs (AI) of DSP via analogue outputs (AO) of the device. 
The feedback and control signals are as indicated in Figure  4.2. The acquired signals 
by DSP are converted to digital values using its ADC module. The programmed 
control algorithm generates the control effort signal which is translated to PWM 
signals commanded to digital inputs (DI) of Typhoon to control the state of IGBT 
switches. 
 
Figure  4.30 DVR system emulation model in Typhoon HIL schematic editor 
 Case 1: Harmonic Reference Tracking Performance 4.9.1
The steady-state response to the arbitrary reference input for the realised 
control algorithm which was already simulated in Figure  4.22(a) is verified in 
Figure  4.31. The output voltage, vCf, acquired for one main cycle shows that it is able 
to follow the reference input in presence of harmonics in the disturbance current. The 
plot also shows the transformer current and its switching ripples. 
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Figure  4.31 Steady-state response of output capacitor voltage (21.4 V/div) and transformer current 
(42.9 A/div) in orange and blue, respectively (2ms/div) 
The response for the case without both the delay compensation and the disturbance 
prediction shows an unstable behaviour. However the simulation case in Figure  4.25 
only showed the tendency to instability. The instability observed in the 
implementation is caused by the reduced phase margin as discussed in Section  4.6 
and the nonlinearity in signal acquisition introduced by saturation of AOs of 
Typhoon. This is caused by the limited voltage range of AOs of the device which 
resembles the sensor saturation. Therefore, the results in Figure  4.31 show the 
effectiveness of the delay compensation method in stabilising the control system. 
 Case 2: Adaptive Algorithm Performance 4.9.2
In this case, the operation of the proposed adaptive control and prediction 
method is observed. Figure  4.32 shows the output voltage,vCf, and transformer 
current in presence of extreme parameter variations of -40%, as previously simulated 
in Figure  4.27. The increased current and voltage ripples and tendency to instability 
caused by prediction inaccuracies can be observed in the plot. 
After applying the adaptive algorithm, the response is plotted in Figure  4.33. It 
shows that the adaptive control algorithm has been able to improve the stability of 
the control system and reduce the current and voltage ripples compared to 
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 Figure  4.32. The tracking error is also decreased. The experimental results prove the 
effectiveness and feasibility of the proposed adaptive algorithm. 
  
Figure  4.32 Response in presence of extreme parameter variations 
 
Figure  4.33 Response in presence of extreme parameter variations and applied adaptive algorithm 
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4.10 CONCLUSIONS 
The main disadvantage of series compensation which is its protection issues 
was surveyed and the suggested solutions in literature were provided. Then, a 
procedure for the design of the DVR converter is introduced. Firstly, the LC filter 
was designed in order to limit the current and voltage ripples and losses of the filter. 
Then, a control algorithm based on IMP for reference tracking of the converter was 
designed. The algorithm was extended by using stacked compensators in order to be 
able to track the harmonic references as well. Moreover, an improved pole placement 
method was proposed in order to obtain the feedback coefficients of the control 
system. It was also shown that the disturbance feedforward is an effective method to 
improve the disturbance rejection of the control system. The simulation and 
implementation results showed the effectiveness of the control algorithm in reference 
tracking and disturbance rejection. 
In addition, a model-based prediction algorithm was proposed in order to compensate 
the loop delay introduced by the computation time of the digital controller. With 
prediction, control design is performed without considering the delay which 
simplifies the control design procedure. Because the used prediction method is a 
model-based one, the algorithm was improved by a proposed algorithm for 
adaptation of prediction model to plant parameter variations. Moreover, an 
adaptation method for feedback coefficients were also proposed to maintain the 
stability margins of the control loop in presence of parameter variations. The Bode 
plots and simulation results showed the effectiveness of the adaptive algorithms. 
The designed control algorithm will be used for the control of DVR in the next 
chapter in which a reference input is generated by a voltage quality improvement 
algorithm and is tracked by the converter output. The stable and effective operation 
of the control algorithm in reference tracking and disturbance rejection is the key 
factor in successful usage of DVR in networks. 
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Chapter 5: Grid Voltage Quality 
Improvement Using DVR 
In this chapter, the converter designed in the Chapter 4 is used as a series 
compensator for the application of grid voltage regulation and quality improvement. 
In this application, an improved optimisation algorithm using clustered load levels of 
network buses is proposed in order to determine the location and sizing of Dynamic 
Voltage Restorer (DVR) in a network such that the minimum required DVR rating is 
obtained. The optimisation process also defines an optimum tap setting for 
distribution transformer. In this approach, one of the optimisation objectives is to 
achieve minimum voltage deviations in the network by considering the static 
operation of the network at different clustered load levels. 
Apart from optimisation, in this chapter, a regulation algorithm is also proposed in 
order to achieve an online and appropriate voltage regulation in the network while 
loads and generations are changing. This algorithm does not need any 
communication links between buses and DVR for obtaining the online network 
information. For this purpose, a value which is referred to as equivalent line 
impedance (ELI) is defined. The local measured current and voltage at the DVR 
location along with the calculated equivalent line impedance are used to estimate the 
average voltage deviation in DVR downstream network and to calculate the required 
amount of compensation. 
The idea is then extended for compensation of harmonic distortion in bus voltages, 
and thus, equivalent line impedances for harmonic frequencies are obtained so that 
the compensation can be performed without the need for communication. In addition, 
the shunt compensation using Distribution Static Synchronous Compensator (D-
STATCOM) is also considered for optimisation in order to compare the effectiveness 
of series and shunt compensation methods. 
5.1 GRID VOLTAGE REGULATION 
The traditional design of low voltage (LV) residential grids does not consider 
the impact of renewable energy resources, and usually, a fixed tap setting between 
1.02 and 1.05 pu on the secondary side of distribution transformers is set to 
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 overcome the high voltage drops during peak load periods. However, high 
penetration of Distributed Generation (DG) units changes the operation of networks 
in an adverse manner. To illustrate the problem, the simplified equivalent circuit of 
an LV grid is considered as depicted in Figure  5.1. 
PD+jQD
s
e
e
 
Figure  5.1 Equivalent circuit of the traditional LV grid 
In this figure, s  is the RMS phasor voltage at the secondary side of distribution 
transformer considered with zero phase angle, e  is the RMS phasor of equivalent 
bus voltage, e equals to Re+jXe and is the equivalent line impedance of the network, 
and PD and QD are the total equivalent active and reactive loads of the LV grid. The 
voltage deviation can be approximated as follows [4]. 
 e D e De s
e
R P X QV V V
V
+
∆ = − ≈ −   (5.1) 
Values of Re and Xe are fixed, and values of PD and QD are uncontrollable in the 
traditional network operation. Therefore, the only way to regulate and keep Ve in the 
permissible range is to vary Vs. As noted before, a tap on the secondary side of the 
distribution transformer is fixed between 1.02-1.05 pu to regulate this voltage. Once 
the tap setting is changed, it remains fixed and will not be changed for a long period 
of time such as a season. By introducing renewable energy units such as PV 
resources into residential grids, the power flow changes. Figure  5.2 is an equivalent 
model which shows the voltage issue of LV grids when renewable generation is 
added to the network. In this case, Ve can be approximated as given in (5.2). 
PD+jQD
PG+jQG
s
e
e
 
Figure  5.2 Equivalent circuit of the LV grid with renewable energy units 
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∆ = − ≈ ,  (5.2) 
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where PG and QG are the total equivalent generated active and reactive power of 
photovoltaics (PV). Based on the electricity network standards, PV inverters have 
been traditionally required to operate with a power factor close to unity, and 
therefore, the value of QG is too low to influence the voltage levels as required. It can 
be observed from the equation that if the equivalent generated power exceeds the 
equivalent load, Ve may rise and pass the standard voltage limit forcing a 
disconnection of renewable energy sources as well as adverse effect on sensitive 
loads. By changing any of the parameters in equation (5.2), i.e. Re, Xe, PD, PG or Vs, 
the voltage rise issue could be controlled. In the traditional operation of LV 
networks, these parameters cannot be controlled. However, thanks to the paradigm of 
the smart grid for electricity networks, as a lot of research work has been reported on 
the use of these parameters to deal with voltage regulation issue in distribution 
networks. To reduce the value of Re, line can be upgraded to increase the cross 
section area of cables [131]. To increase the value of PD and reduce the voltage, the 
smart controllable devices can be coordinated in the residential grid [132]. Moreover, 
PV active power curtailment and storage units can be utilised to control the PV 
injection, PG [1, 98]. However, parameter Vs has not been considered in the literature 
for improving the voltage quality in LV grids. A series connected Voltage Source 
Converter (VSC) such as a DVR at the secondary of distribution transformer can be 
used in order to adjust the Vs in an online manner so that the required regulation is 
achieved. This structure is derived from the idea of On-Load Tap-Changer (OLTC) 
in distribution networks but with the benefit of online and continuous regulation. 
DVR can shift Vs upward or downward, and thereby, bus voltages of the downstream 
network are shifted as well. Using this method, the regulation influences all bus 
voltages in the network. However, it may be not required to shift all the bus voltages 
in order to achieve a desired voltage control and regulation all over the network. 
For illustration, a uniform single-line distribution network with uniform loadings and 
generations is considered in Figure  5.3. The farthest bus from the supply is subject to 
the highest voltage fluctuations compared to the other buses. This is because the 
highest impedance up to the supply voltage is seen from this point. Further to this, 
uniform demand and generation of other buses causes additional voltage rise and 
drop at this point. Therefore, the further this bus is from the source, the more voltage 
deviations can be observed at the bus. If Vs is shifted by a DVR to regulate the badly 
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 affected buses, there may be a need to have a high compensation voltage which may 
lead to have high voltage deviations or even crossing the standard voltage limits at 
buses close to the DVR location. This issue can be overcome by optimal placement 
of the DVR in a branch where it regulates bus voltages of its downstream network 
while desired maximum voltage deviations are achieved along the network. 
Pg
Pd+jQd Pd+jQd Pd+jQdPd+jQd
Pg PgPg
s b
 b b bDVR
s
2 3 4 5
 
Figure  5.3 Uniform single-line distribution network 
In the proposed structure for regulation of LV grids, the DVR is connected in series 
to a branch in an optimised location as shown in Figure  5.4. As LV grids are usually 
unbalanced, it is proposed that this structure should be applied per phase basis. 
However, a three-phase structure can also be used as discussed in Section  5.9. In this 
structure, 1s  is the voltage at the upstream side of DVR, 2s  is the voltage at the 
downstream side of DVR, and d  is the grid current flowing through the DVR 
converter. 
PD+jQD
PG+jQGUpstream 
Network
Equivalent
Downstream 
Network
2s1s e e
d
DVR− +
 
Figure  5.4 Proposed structure for regulation of LV residential grid 
The downstream network is replaced by an equivalent circuit which is defined in 
Section  5.4, and the aim is to regulate the equivalent average voltage of the network, 
Ve, to a pre-specified value. There are two possible approaches for achieving this 
objective. In the first approach, bus voltages can be monitored and sent to the DVR 
controller as control variables. This approach needs communication between buses 
and DVR controller which is subject to communication failure. The second approach, 
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as proposed in this thesis, is to approximate the average voltage of DVR downstream 
buses as Ve so as to be able to regulate it, and thus, minimise or limit the average 
voltage deviation without the need for any communication link. 
A sample non-uniform 6-bus network as depicted in Figure  5.5 is considered for 
optimisation and simulation. Each bus consists of constant power, constant current 
and constant impedance loads as well as constant power generation. 
2
Pg2
Pd2+jQd2 Pd4+jQd4 Pd5+jQd5Pd3+jQd3
Pg4 Pg5Pg3
Pd6+jQd6
Pg6
1 3 4 5
6
12 23 45
36
34
1 4
5
2 3
 
Figure  5.5 Sample non-uniform 6-bus network 
In LV networks, load and generation profile during a year for all the buses can be 
obtained by monitoring or using billing information. Based on the obtained profile, a 
descending Load Duration Curve (LDC) can be defined for each bus which 
illustrates correlated values of demand and generation and their corresponding 
duration in the one year period. Then, a clustering method is applied to the LDC to 
find average clustered values and their duration (probability of occurrence) in the 
period for each bus. This approach effectively reduces the optimisation computations 
while retaining a high level of accuracy. Figure  5.6 shows an example for the i-th bus 
in which four clustered load levels with different durations, P(Lj), are obtained. The 
clustering technique produces the same cluster durations for all buses. 
 
Figure  5.6 Example of clustering applied to LDC for i-th bus 
iP
3L2L 4L1L
( )1P L ( )2P L ( )3P L ( )4P L
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 The proposed algorithms in this chapter can be applied to large networks as well. 
These networks can be simplified to smaller ones with reduced number of buses. 
This can significantly reduce the computational load required for optimisation 
process and improve the convergency to a global optimum solution. For this purpose, 
large downstream networks branched from the main network can be replaced with 
their equivalent network. Therefore, the whole branched network is simplified to its 
equivalent line impedance plus its equivalent load with clustered load levels. For 
example, the branch 5 and the bus 6 as well as the branch 4 and the bus 5 could be 
the equivalent networks for two large downstream networks branching from bus 3 
and bus 4, respectively. 
5.2 STATIC LOAD FLOW ANALYSIS WITH DVR 
Network load flow analysis is required in order to obtain bus voltages and 
branch currents as part of optimisation process. For load flow analysis for each set of 
clustered load levels, the nominal apparent power injection of i-th bus with 1 pu bus 
voltage is considered, as given in (5.3), using the provided network data. 
 ( ). . . . . . ,       2nom nom nom nom nom nomi di gi di di giP jQ P i N= − = + − = …     (5.3) 
The calculated apparent power is valid for constant power buses. For inclusion of 
different types of injections at buses, including constant current and constant 
impedance load as well as constant power load and PV generation, the apparent 
power at each bus needs to be recalculated based on the calculated bus voltage 
magnitude as follows. 
 ( )( )2 . .Z I PQ nom nomi i i i i i di giV Vα α α= + + −   ,  (5.4) 
where Ziα is the share of constant impedance load in the nominal apparent power 
demand for i-th bus, Iiα is the share of constant current load, and 
PQ
iα is the share of 
constant power load. 
For the load flow analysis of a typical network, (5.5) to (5.9) are performed 
iteratively based on direct load flow analysis proposed in [133, 134]. This method is 
faster than other load flow analysis methods, and therefore, it can reduce the 
convergence time of iterative optimisation techniques. 
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 ( )( )2 . ., 2 6k Z I PQ nom nomi i i i i i di giV V iα α α= + + − ≤ ≤   ,  (5.5) 
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 [ ]k kB = BIBC I ,  (5.7) 
 [ ] [ ]k k k∆ − −V = BCBV B = DLF I ,  (5.8) 
 1
k k+ ∆V = V V ,  (5.9) 
where k is the iteration number, i is the apparent power injection of i-th bus, i is 
the bus injection phasor current, i is the bus phasor voltage, ΔV is the bus voltage 
deviation matrix, and V1 is an N-1×1 dimensional matrix with the slack bus voltage 
of 1  as entries which is defined by the distribution transformer tap setting. B in (5.7) 
is the branch current matrix, I is the bus current matrix, and [BIBC] is the bus 
injection to branch current matrix. The relationship between bus current injections 
and branch currents given in (5.7) is expressed as follows for the 6-bus network. 
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  (5.10) 
In addition, ΔV in (5.8) is the bus voltage deviation matrix, and [BCBV] is the 
branch current to bus voltage matrix calculated as follows. 
 [ ] [ ]TBCBV = BIBC Z .  (5.11) 
Z is the branch impedance matrix which is diagonal matrix containing branch 
impedances as the main diagonal entries. Therefore, equation (5.8) can be expressed 
as follows using (5.11). 
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  (5.12) 
Furthermore, [DLF] in (5.8) is the distribution load flow matrix obtained as follows. 
 [ ] [ ][ ]=DLF BCBV BIBC   (5.13) 
The typical load flow analysis must be modified, if DVR is placed in series with the 
b-th branch (at (b+1)-th bus) by entering the effect of the series DVR voltage on the 
network. The buses at the downstream side of DVR are affected by DVR voltage. 
Therefore, this voltage is added to the downstream bus voltage deviations in (5.8), 
and bus voltages are calculated as follows. 
 [ ]k k kDVR∆ − +V = DLF ×I V   (5.14) 
 1
k k= + ∆V V V   (5.15) 
Downstream buses can be marked by using the b-th row of BIBC matrix in (5.10), 
and thus, VDVR is calculated as, 
 ,1 , 1DVR
Tk rms k
DVR DVR V b b NV BIBC BIBCf − ∠ ⋅  V =  .  (5.16) 
As discussed in Section  5.5, in the case when no active power injection by DVR is 
required, the phase angle of DVR voltage, 
DVRVf , is obtained in each iteration using 
the phase angle of DVR branch current, b , as given in (5.17). The 90̊ phase shift 
eliminates active power injection by DVR. 
 2kDVR b
k
Vf f π+=    (5.17) 
The power rating of DVR converter can also be calculated as follows. 
 DVR DVR bS V B=   (5.18) 
 Harmonic Load Flow Analysis 5.2.1
Calculation of Total Harmonic Distortion (THD) of bus voltages requires 
information about the level of distortion all over the network. This information can 
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be used by the optimisation algorithm in order to obtain a desired location and rating 
for the DVR in order to minimise the average THD all over the network. 
The analysis must be performed for each selected harmonic order, h, to obtain the 
corresponding voltage distortion by that harmonic frequency. The analysis is similar 
to the fundamental frequency analysis with minor modifications. The [BHCBHV] 
(Branch Harmonic Current to Bus Harmonic Voltage) and [HLF] (Harmonic Load 
Flow) matrices use the values of branch impedances for each harmonic frequency, 
and therefore, branch reactance must be multiplied by the harmonic order as follows. 
 ( ) ( )Re Im , 3,5,7h h h= + ⋅ =Z Z Z   (5.19) 
 [ ] [ ]T hhBHCBHV = BIBC Z   (5.20) 
 [ ] [ ] [ ]h h=HLF BHCBHV BIBC   (5.21) 
For short lines, low order harmonics and overhead cables, the series impedance 
provides a good representation of the line. Otherwise, the inclusion of line shunt 
capacitance is necessary [135]. The Π representation of branches can be used for 
load flow analysis in which the branch line capacitance is halved and placed at its 
two terminal buses. This yields equation (5.22) which represents the total admittance 
of equivalent line capacitances at each bus. 
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  (5.22) 
The analysis is performed iteratively using (5.23) to (5.27) and considering zero 
value for harmonic content of the source voltage, V1,h, and no harmonic current 
generation by PV inverters. Additionally, the reactive power injection at buses by 
equivalent line capacitors is also included in the total bus injection. 
 ( )( ) ( )2 2., , , , , 3,5,7k Z k I k PQ nom C ki h i i h i i h i di h i i hV V jhY V hα α α= + + − =   ,  (5.23) 
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 [ ]k kh hB = BIBC I ,  (5.25) 
 [ ] ,k k kh h h DVR h∆ − +V = HLF I V ,  (5.26) 
 k kh h∆V = V ,  (5.27) 
where ,i h is the bus power injection for the h-th harmonic order, and VDVR,h is the 
matrix of DVR RMS harmonic voltage on the affected buses calculated using (5.16) 
for each harmonic order. In addition, THD for each bus for the selected harmonics is 
calculated as follows. 
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  (5.28) 
The power injection of DVR for each harmonic order is calculated using the 
magnitude of harmonic content of DVR branch current, ,b h , as follows. 
 *, , ,DVR h DVR h b h=     (5.29) 
5.3 OPTIMAL PLACEMENT AND SIZING OF DVR 
To achieve the best performance of DVR operation, an optimal placement and 
sizing algorithm is developed using the hybrid of constricted Particle Swarm 
Optimisation (PSO) and Genetic Algorithm (GA) crossover explained in 
Section  2.3.1. The algorithm finds the best location and voltage of DVR in order to 
minimise the rating while a desired voltage regulation and quality all over the 
network in all loading conditions is satisfied. For this purpose, an objective function 
is defined and its minimum in the n-dimensional decision variable hyperspace is 
found by the algorithm. 
For a better optimisation, the tap of distribution transformer is also considered as an 
input parameter for optimisation as well as the location and voltage of DVR. 
Different tap settings result in different optimisation results and may improve the 
rating of DVR. Since all clustered load levels are considered for optimisation, the 
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optimised results are valid throughout a year and the tap setting does not need any 
further adjustment. 
Particle vector includes the decision variables of optimisation which are two discrete 
and four real values including tap setting of distribution transformer (T), DVR 
location at bus number (b+1), and DVR voltages in different load levels VDVR, as 
illustrated in Figure  5.7. These variables form the six dimensional vector of particle. 
 
Figure  5.7 Particle vector structure and included optimisation variables 
‘Bus number’ and ‘Tap setting’ are the two discrete variables. In order to use the 
rounding function in (2.12) for the tap setting, the variable is considered as an integer 
variable in the optimisation process, and therefore, is multiplied by tap adjustment of 
2.5% for load flow analysis as follows. 
 1 1 2.5%V T= + ×   (5.30) 
All optimisation variables are constrained based on the network data and voltage 
limit of the designed DVR in the previous chapter given in Table  5.1. In addition, the 
DVR is assumed to be injecting only reactive power, and therefore, (5.17) is used for 
calculation of DVR voltage phase angle. 
Table  5.1 Constraints of optimisation variables 
Bus Number (b+1) 2, 3, 4, 5, 6 
Tap Setting (T) -2, -1, 0, 1, 2 
Tap Adjustment ±2.5% 
DVR Voltage (VDVR) -0.21…0…0.21 pu (RMS) 
Load Level (Lj) 1, 2, 3, 4 
The average deviation of bus voltages in the network from a reference voltage, .refeV , 
which is typically 1 pu, can be calculated by (5.31) which also includes the duration 
of clustered load levels, P(Lj). 
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 j
iV  is the voltage magnitude of i-th bus in the j-th clustered load level. N is the 
number of buses in the network, LL is the number of cluster sets, and P(Lj) is the 
duration of each cluster. 
The duration of clustered load levels has a weighting effect on the calculation of 
average deviation such that the clustered load levels with higher duration have more 
influence on the calculation of average deviation. The objective function can be 
defined as the argmin of average voltage deviation cost function as given in (5.32). 
The constraints 
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  (5.32) 
The optimisation for this objective function may have more than one solution, and 
the best option can be selected based on other design criteria such as DVR rating and 
power loss of the network. The load flow analysis gives the necessary information 
for calculating the total network loss. The average power loss can be calculated using 
the calculated bus currents and provided line resistances as well as the duration of 
clustered load levels, as given in (5.33). 
 ( ) ( ) ( )2 21 1
1
TLL
j j
loss j N
j
P P L B B −
=
  
    
∑= R ×  ,  (5.33) 
where jiB is the magnitude of i-th branch current calculated for j-th clustered load 
level using (5.10), and R is the vector of branch resistances as given in (5.34). 
 [ ]1 1NR R −=R    (5.34) 
By having this information, the optimisation can also be performed for the minimum 
power loss of the grid so that the results for this optimisation target can be compared 
to the other ones. In order to optimise for the network loss, the objective function and 
constraints in (5.35) with the grid power loss as the cost function is used. 
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lo i hi
X X x P X X x
V V V i N j LL
 =  
≤ ≤ = =
 
 
  (5.35) 
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Objective function can also be defined to obtain minimum required DVR rating 
which was already calculated by (5.18). Since for different clustered load levels 
different ratings are calculated, the maximum of calculated ratings among the 
different load levels is used as the cost function as follows, where jDVRS is the 
calculated DVR rating in the j-th load level. 
 ( )max max , 1jDVR DVRS S j LL= =  ,  (5.36) 
 
{ } ( )max1 2 3 1 2 3, , , arg min , , , ,
Subject to:
, 2 , 1
DVR
j
lo i hi
X X x S X X x
V V V i N j LL
 =  
≤ ≤ = =
 
 
  (5.37) 
The obtained rating is calculated based on the obtained clustered load levels which 
are average values. Therefore, a margin for the rating must be considered because of 
the network power fluctuations. The future demand growth and increasing PV 
penetration may also compel to further increase the margin. 
The minimisation of THD can also be considered as an objective but has not been 
considered in the optimisation. However, an online method for compensation of 
harmonic content is proposed in Section  5.6. The average THD of network can be 
obtained by using (5.28) as given in (5.38), and consequently, the objective function 
can then be defined as given in (5.39). 
 ( )
1 2
1
1
LL N
e j i
j i
THD P L THD
N= =
 
 − 
∑ ∑=   (5.38) 
 
{ } ( )1 2 3 1 2 3, , , arg min , , ,
Subject to:
, 2 , 1
e
j
lo i hi
X X x THD X X x
V V V i N j LL
 =  
≤ ≤ = =
 
 
  (5.39) 
In order to keep bus voltages within the constraints, a high cost penalty value is 
added to the objective functions, if any grid voltage limit violation occurs in any 
clustered load level. Thus, the optimisation algorithm tries to keep the bus voltages 
within the boundaries, and the objective of bus voltage regulation to remain within 
the boundaries is also achieved with any of the objective functions. 
Furthermore, by including different criteria in the objective functions, a multi-
objective optimisation problem can be defined in order to minimise the total cost of 
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 two or more objectives or to have a balance between objectives. The costs are 
therefore weighted to make a multi-objective cost function, J, as given in (5.40), and 
the weight of each cost, wx, is adjusted to reflect its importance [136]. Thus, the 
objective function is obtained as given in (5.41). 
 maxD e L loss R DVR H eJ w V w P w S w THD= ∆ + + +   (5.40) 
 
{ } ( )1 2 3 1 2 3, , , arg min , , ,
Subject to:
, 2 , 1jlo i hi
X X x J X X x
V V V i N j LL
 =  
≤ ≤ = =
 
 
  (5.41) 
The optimisation flowchart is depicted in Figure  5.8 and explained as follows. 
In the initialisation process, a population of particles is generated in which each 
particle contains random values for optimisation variables. An initial random 
velocity is also defined for each particle. Each particle represents a candidate 
solution for the optimisation problem. For calculating the objective function, a load 
flow analysis is performed for each particle’s vector values as explained in 
Section  5.2. The network configuration for load flow analysis which include the 
transformer tap setting, DVR location and DVR voltage, are given by the particle 
vector. The analysis is performed for all the clustered load levels of the network 
using the corresponding DVR voltage given by the particle. Then, the objective 
function is calculated for each particle using the results of the load flow analyses. 
The constraints in (5.32) are also checked, and if a violation occurs in any of the 
buses and in any clustered load level, objective function is penalised by adding a 
high cost value to the function. Then, the estimated objective function value for each 
particle is used to find the particle’s best and the global best in the optimisation 
hyperspace. Afterwards, the population is updated by the velocity of each particle 
which is calculated based on the best solution seen so far by that particle and the best 
global solution among all particles. Then, a set of parents is randomly selected from 
the population for performing position and velocity crossover. The generated 
children replace the parents and the program proceeds to the next iteration. This 
procedure is continued until convergence is achieved. 
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Figure  5.8 Optimisation flowchart 
5.4 CALCULATION OF EQUIVALENT LINE IMPEDANCE 
The optimisation finds the optimised DVR voltage magnitudes, as part of 
decision variables, in all the clustered load levels which are defined based on average 
loading of buses. The loads, however, are variable and fluctuate as time passes. 
Therefore, an estimation of grid voltage deviations must be performed so that DVR 
voltage is adjusted by its controller to regulate bus voltages in an online manner. The 
online information available for DVR controller is the local current, Id, and local 
upstream and downstream voltages, Vs1 and Vs2. Therefore, by defining an equivalent 
line impedance (ELI) for the downstream network which resembles the line 
impedance, , in Figure  5.2 and equation (5.2), the equivalent voltage deviation for 
M number of downstream buses can be calculated by averaging voltage deviations of 
these buses as given in (5.42). Since DVR cannot affect the upstream network, only 
the downstream network is considered for calculation of ELI. 
   (5.42) 
The equation shows that ELI is a time varying parameter. However, an average value 
for this parameter can be calculated based on the obtained clustered load levels. This 
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 estimated value can be used for estimation of average voltage deviation in all loading 
and generation conditions. This estimation is more accurate, if buses have more 
uniform power injection variations as time passes. 
For calculation of a constant ELI, considering (5.42), the average of voltage 
deviations of downstream buses from the bus voltage at DVR location needs to be 
calculated. For instance, for the uniform single-line network in Figure  5.3, the 
average voltage deviation for bus number 2 up to the end of the line and the ELI seen 
from DVR location can be calculated as follows. 
 ( )
( ) ( )
1 1
12 11 1
1 1
N NN
s
i
j i ji
e b
s s s
i
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M t N N
− −
= =
∆
−∆
= = ⋅ =
− −
∑ ∑∑∑



 
  
  (5.43) 
For a general network with non-uniform clustered load levels, different types of 
loads and with different branch impedances, the load flow analysis data can be used 
for obtaining the average voltage deviation. The duration of clustered load levels is 
also used as a weighting factor for calculation of ELI. Thus, apart from load values, 
the regulation algorithm is more inclined for regulation of clustered load levels with 
higher probability of occurrence. By using [BIBC] matrix, downstream buses of 
DVR, including DVR bus, can be marked and included in the calculation of average 
voltage deviation. ELI is, therefore, calculated as follows using the load flow 
analysis results for optimised network configuration and all the clustered load levels. 
 ( ) ,1 , 1 1
1
1
j j
j
L L
LL b b N b
e j L
j b
BIBC BIBC
P L
M
− +
=
    −   = ⋅ ⋅ 
  
∑
V V


  (5.44) 
Vb+1 is an N-1×1 dimensional matrix with entries equal to bus phasor voltage at DVR 
location, 1b+ , and V is the bus phasor voltage matrix. b  is the branch phasor 
current at DVR location which was already noted as d , and M is the number of 
downstream buses which is equal to the number of non-zero entries of b-th row of 
BIBC matrix. The ELI is used by DVR controller for estimation of the average 
voltage deviation of downstream network which is to be regulated. 
It must be noted that DVR cannot affect upstream bus voltages. However, the 
developed optimal placement can find the best DVR location for minimum network 
voltage deviations including both upstream and downstream bus voltages. Therefore, 
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by regulating only the downstream network with the online regulation algorithm, the 
minimisation of voltage deviations all over the network can also be achieved. 
Apart from this, current residential networks generally rely on PV for power 
injection. Therefore, during the day, high voltage rises are seen all over the network 
and high voltage drops are encountered during the evening. This implies that a 
similar voltage profile exists for all buses and regulation of the network average 
voltage is effective in regulation of bus voltages all over the network. However, if 
the network has very different characteristics in different areas such that while 
having high voltage rise in some areas, high voltage drop is seen in some other areas, 
the network can be divided into sections and a DVR is used at the upstream end of 
each section. Hence, the average voltage of each section with similar bus 
characteristics is regulated, and thus, bus voltages all over the network are regulated 
so as to remain in the grid voltage boundaries or to minimise the average voltage 
deviation of the network. 
5.5 DVR REFERENCE VOLTAGE CALCULATION 
The average voltage deviation of network can be minimised by DVR in an 
online manner by regulating the average network voltage to a pre-specified value, 
.ref
eV , which is typically 1 pu in order to benefit from increased efficiency of 
network as discussed in Section  1.1. The average voltage deviation can also be 
reduced with limited DVR power injection in order to only maintain bus voltages 
within the standard grid voltage limits. For these purposes, a reference voltage for 
DVR output must be calculated based on the obtained ELI and measurable 
parameters including d  and 1s . This shapes a feedforward control approach, since 
there is no feedback from bus voltages. Therefore, firstly, in (5.45), the Kirchhoff’s 
Voltage Law (KVL) for the line voltages is applied. 
 . 1
ref
e s DVR de+= −       (5.45) 
In order to obtain the value for the DVR reference voltage, equation (5.45) is 
rewritten as given in (5.46). 
 ( ). 1 0e DVR e drmsV DVR Vref e Ie s d ZVV V IZf ff f∠ = ∠ + ∠ − +∠   (5.46) 
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 The reference angle is obtained from Vs1 as 1sVq  using the already designed Phase-
Locked Loop (PLL) in Chapter 3. Therefore, phase angle of this voltage is 
considered as zero. The active power consumption of the DVR is controlled to 
minimum possible so that the amount of active power required from the DC-link is 
minimised [137]. Thus, there is no need to use a rectifier for feeding the converter 
from grid, and a low rating source is used to compensate losses of the converter. 
Therefore, in order to minimise the DVR active power consumption, the phase angle 
of the DVR voltage, 
DVRVf , which is in series with the line must be 90° out of phase 
from line current as given in (5.47) to eliminates active power injection [113]. 
 2
DVR dV If f π= +   (5.47) 
Figure  5.9 shows the phasor diagram of network parameters in presence of DVR 
compensation with the assumption that Ve is equal to Vs1 in this case. 
 
Figure  5.9 Phasor diagram of the compensated network with DVR 
Voltage regulation with reactive power is most effective when bus power injections 
are pure reactive, and line impedances are pure inductive. This means that d  is 90° 
lagged from 1s , and consequently, DVR  is in phase with 1s . Therefore, the voltage 
amplitude required from DVR to achieve a desired Ve is minimised. Therefore, with 
more reactive bus injections and inductive line impedances, less voltage amplitude 
and reactive power from DVR is required. With pure active bus injections and 
resistive line impedances, DVR  is 90° out of phase from 1s , and therefore, the 
voltage amplitude required from DVR is maximised. 
In order to calculate the required DVR voltage, (5.47) is replaced in (5.46), and the 
following equation is obtained. 
DVRVf
rms
DVR
e
1s
e d− 
e
d
dI
f
2s
eZf
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 ( ) ( ) ( ) 22. 1 2d dermss DVR Ire Ze Idfe V V IV Zf π f f+ += + ∠ − ∠ ,  (5.48) 
which yields (5.49). 
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=   (5.49) 
Rearranging this equation in terms of DVR voltage magnitude leads to (5.50). 
 ( )2  0rms rmsDVR DVRV bV c+ + = ,  (5.50) 
where, 
 ( ) ( )12 sin sind es I de Zb V Z If f = − +  ,  (5.51) 
 ( ) ( )22 . 2 21 12 cos e drefs e e d e s Zd Ic V V Z I Z I V f f= − + +− .  (5.52) 
By solving (5.50), the reference voltage for DVR output is obtained as given in 
(5.53). 
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  (5.53) 
with the condition in (5.54). 
 ( ) ( ). 1 cos cos edref s I d Ze eV V Z If f≥ −   (5.54) 
The equation has two answers, but the answer with the smaller magnitude is used. 
Generally, distribution grids are inductive with negative 
dIf . This means that usually 
the positive sign gives the smaller magnitude. 
 Overvoltage and Under-voltage Limiting 5.5.1
If voltage deviations in the network are high, the grid voltage at downstream 
side of DVR, Vs2, may need to cross either of the standard voltage limits so that the 
average voltage of the network is regulated to the pre-set value. In order to avoid the 
overvoltage and under-voltage, more computations are performed at each sampling 
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 step in order to find Vs2 based on the calculated DVR reference voltage to be 
compared with the voltage limits, as given in (5.55). 
 ( ) ( )222 1 1 12 cosrms rms rmsDVR DVRs s DVR DVR DVRs sV VV V V VVf f= + ∠ = + +   (5.55) 
Thus, if Vs2 is going to cross the limits, DVR reference voltage is limited. The limited 
reference voltage is calculated by using (5.56) in order to limit the line voltage at the 
downstream side of DVR to 2
lim.
sV . 
 ( )2 22 1 rmsDVR DVRlim.s s VV V f= + ∠   (5.56) 
The result is given in (5.57). 
 ( ) ( ) ( )2 2 21 1 2 1, sin sin ,d d limrms lim .s I s IVR s sD V V V VV f f = + + −    (5.57) 
where 2
lim.
sV  is the higher limit of the grid voltage, if an overvoltage is going to 
happen, and it is the lower limit, if an under-voltage is going to happen. By using 
(5.53) and (5.57) in an online manner, the reference voltage magnitude for DVR is 
calculated. If this reference voltage with the phase angle in (5.47), as given in (5.58), 
is tracked by DVR output voltage, the average downstream network voltage will be 
regulated to the reference set point, .refeV . 
 ( )1. ,( ) 2 cos DVRsrmrefD s limDVR VVR Vv t V q f+=   (5.58) 
Nevertheless, the voltage regulation is also limited to the rated voltage of DVR. With 
limited rating, voltage deviation cannot be minimised, but it is still possible to keep 
bus voltages within boundaries. In addition, if the term to be root squared in (5.53) 
becomes negative, rmsDVRV  is limited to –b/2. This is another limitation for voltage 
regulation which is variable and is imposed by network parameters. 
 Compensation with Minimum DVR Voltage 5.5.2
The calculated reference voltage for no active power injection does not 
minimise the magnitude of the compensation voltage of DVR. The phase angle of 
reference voltage can be defined so that the required compensation voltage is 
minimised. This approach has not been considered for simulation and optimisation, 
but its equations are obtained as follows. The minimum compensation voltage is 
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achieved when the DVR voltage is in phase with the series of upstream side line 
voltage, 1s , and equivalent line voltage drop, e d−  , as illustrated in phasor 
diagram of Figure  5.10. Thus, for having a desired .refeV , an in phase component for 
DVR voltage is also obtained which shows that active power injection is required, 
and the DC source must be able to provide the active power. 
 
Figure  5.10 Phasor diagram of the compensated network with DVR active power injection 
DVRVf in this case is calculated by (5.59). 
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  (5.59) 
The RMS DVR voltage magnitude is calculated using the KVL equation in (5.46) as 
follows. 
 ( ) ( )2. 21 12 cos e drefe srms e d s e d Z IDVR V V Z IV V Z I f f= − + − +   (5.60) 
For overvoltage and under-voltage limiting of Vs2, this voltage is calculated at each 
sampling step by using (5.55). In case of voltage limit violation, the limited DVR 
reference voltage is enforced which is calculated using (5.56) and given in (5.61). 
 ( ) ( ) ( )22, 21 1 2 1cos cosrms lim. lim.s DVR s DVRD R sV sV V V V Vf f = − + + −    (5.61) 
Power rating of DC source must be more than the maximum output power of DVR. 
5.6 REDUCTION OF HARMONIC VOLTAGE DISTORTION 
Loads on the grid can be nonlinear, such as rectifiers, and therefore, branch 
currents can include some harmonic content. The main harmonics of the current are 
the 3rd, 5th, 7th and 9th harmonics. The harmonic voltage drops caused by theses 
rms
DVR
e
1s
e
d
dIf
2seZf
eV
e d− 
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 currents degrade the voltage quality all over the network. In order to improve the 
voltage quality, DVR reference voltage needs to contain some compensating 
harmonic voltages as well as the fundamental frequency component. Harmonic 
compensation by a single DVR at one point cannot eliminate bus voltage distortions 
globally. However, elimination of harmonic content of the network equivalent 
voltage by proper harmonic voltage injection can reduce the average amount of 
distortion on all busses. 
In order to calculate the compensating harmonic reference voltages for the converter, 
first, an ELI for the h-th harmonic order needs to be calculated as given in (5.62). 
The approach in Section  5.4 is used in which the harmonic load flow analysis gives 
the required information about the harmonic voltage deviation for calculation of ELI 
for each harmonic order as ,e h . 
 ( ) ,1 , 1 1
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j
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LL b b N b h h
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=
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∑
V V


  (5.62) 
Another approximation for the harmonic ELI is to consider the previously calculated 
ELI for the fundamental frequency voltage deviations. The reactive part of the ELI is 
multiplied by the harmonic order, h, as given in (5.63) in order to consider the 
variation of impedance caused by harmonic frequency. 
 , e ee h R jhX= +   (5.63) 
This estimation is closer to (5.62), if the harmonic power injection of buses are 
uniformly proportionate to their fundamental power injections. In addition, it can be 
used only when line capacitance admittances are not considerable up to the 
maximum harmonic frequency to be compensated. For calculation of harmonic 
reference voltages, equation (5.45) can be rewritten for each selected harmonic order 
as given in (5.64). 
 ., 1, , , ,0
ref rms
e h s h DVR h e h d hV ∠ + −=    ,  (5.64) 
where Ve,h is the network equivalent average harmonic voltage, and index h shows 
the h-th order harmonic content. The phase angle of Vs1,h is assumed to be zero, 
because the angle of the selected harmonic voltages are measured by the designed 
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PLL in Chapter 3 and used as the reference angles for the harmonic reference voltage 
generation. 
For compensation of Ve,h, the reference equivalent harmonic voltage deviation for 
each harmonic, .,
ref
e hV , must be set to zero. Moreover, minimising the power 
consumption of DVR is possible, if the phase angle of DVR reference voltage for 
each harmonic is 90° shifted from its corresponding line current harmonic as follows. 
 
, , 2DVR h d hV I
πf f= +   (5.65) 
With these assumptions, (5.66) is obtained. 
 ( ) ( ), ,,1, ,
2
, ,2 0d h e hd h
rms
DVR h e hs h I Id h ZVV IZπf f f+ −+ ∠ ∠ + =   (5.66) 
Solving this equation for required DVR harmonic voltage gives the following. 
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  (5.67) 
If DVR is placed at the secondary of the distribution transformer, and the harmonic 
content of Vs1 is negligible, 1,s hV  can be assumed as zero. From the remaining terms, 
the reference voltage for DVR can be simplified as follows. 
 ( ) ( ), ,, 2, , sin cose h e hd hrmsDVR h e h Z ZZV I f f = ± −     (5.68) 
The equations (5.67) and (5.68) shows that with no active power injection from 
DVR, the harmonic compensation is always limited to the real part of the reference 
voltage. With the limited referenced voltage, amplitude of Ve,h can be minimised as 
given in (5.69) by replacing the real part of (5.67) in (5.64). 
 ( ) ( ), ,, 1 ,, , coscos d h e he h s Zh e h dI hV V Z If f= −   (5.69) 
The equation shows that generally, harmonics of the equivalent voltage cannot be 
eliminated. If Vs1,h is considered as negligible, complete elimination is possible only 
when 
,
2
e hZf π= , i.e. an inductive line impedance. In an LV grid, with a ratio of 
about one for Re to Xe, line impedance will be closer to inductive impedance only for 
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 high order harmonics. With this assumption, the value of ( ),cos e hZf  for the third, 
fifth and seventh harmonics are about 0.32, 0.20 and 0.14, respectively. 
However, if active power injection at harmonic frequencies is desired, the reference 
voltage can be calculated as given in (5.70). Harmonics of Vs1 are also included as a 
general case, when DVR is located in a place where the harmonics are not negligible. 
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  (5.70) 
This equation can be simplified to (5.71) when harmonic content of Vs1 is negligible. 
 ( ),, ,,, , dDVR h e hhrmsDVR h e d ZhV h IV Z If f f= +∠ ∠   (5.71) 
Thus, the reference voltage for DVR is calculated as follows. 
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= ++ +∑ . (5.72) 
5.7 MEASUREMENT OF LINE CURRENT HARMONICS 
Magnitude and phase angle of line current harmonics, Id,h and ,d hIf , are measured by 
single-phase SRF transformation of the line current signal in an open loop 
configuration. The α β′ ′ components for each selected harmonic are generated by a 
Second Order Generalised Integrator-Quadrature Signal Generator (SOGI-QSG). 
The centre frequency of each SOGI is equal to the corresponding harmonic 
frequency. The fundamental frequency already measured by PLL from Vs1 is 
multiplied by the harmonic order to find the centre frequency for each harmonic 
stage. The reference angle for SRF transformation is also acquired from the 
measured angle of Vs1 for each selected harmonic, 1,s hVq , by the already designed 
PLL. 
It was shown in equation (3.3) that the obtained dq components contain the even 
harmonics generated by the odd harmonics of the line current. A MAF with proper 
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window length can eliminate this harmonic content. Finally, the magnitude and phase 
angles are calculated from the averaged dq components as follows. 
 
( ) ( )2 2, ,
, 2
d q
d h d h
d h
i i
I
+
= ,  (5.73) 
 ( ), , ,arctan2 ,d h q dI d h d hi if = ,  (5.74) 
where ‘arctan2’ function return the appropriate quadrant of the computed angle. 
Figure  5.11 shows the block diagram for line current measurement. 
 
Figure  5.11 Open loop configuration for measurement of line current harmonics 
In addition, if Id is too small, a zero average voltage drop is estimated for the 
downstream network. However, DVR may still need to inject a non-zero voltage for 
regulation of Ve, because the voltage at its upstream side, Vs1, may be not equal to the 
desired average voltage for downstream network, .refeV . Small Id cannot be measured 
accurately, and equation (5.74) does not give a certain value for 
dIf . This results in 
calculation of an uncertain value for DVR reference voltage. Therefore, 
dIf is 
considered as a constant value, like –π/2, when calculated Id is smaller than a 
threshold value. 
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 The SOGI filter can provide some filtering which is required for proper 
implementation of the algorithm. The transients of the line current caused by load 
and PV connections and disconnections can adversely affect the transient calculated 
value of DVR reference voltage. This may lead to high overshoots in the transient 
response or may even cause instability of the network. In addition to this, the 
calculated reference voltage is also filtered at the output by using a Low Pass Filter 
(LPF). This extra filtering is necessary, because the limited output voltage and 
mathematical conditions, such as (5.54), will introduce nonlinearity in the control 
loop. LPF limits the bandwidth of reference generation loop which filters the 
nonlinear response and smooths the loop operation. The damping coefficient of 
SOGI, k, and the LPF cut-off frequency are set to appropriates value so as to have 
some filtering as well as a desirable response time. With the value of k equal to 1.41 
and the LPF cut-off frequency of 10 rad/s, a good and stable response was achieved. 
Figure  5.12 shows the block diagram for reference voltage calculation. 
 
Figure  5.12 Block diagram of DVR reference voltage generation 
5.8 VOLTAGE REGULATION WITH SHUNT COMPENSATION 
D-STATCOM is a VSC which is placed in parallel to the network at a bus to achieve 
various objectives by injecting or absorbing reactive power, as depicted in 
Figure  5.13. It can be used for voltage regulation and compensation, power factor 
correction and current harmonic elimination. The load flow analysis with presence of 
D-STATCOM can be performed by manipulating the typical load flow analysis. The 
D-STATCOM current injection at its bus is added to the bus current injection. The 
current injection matrix, I, which was calculated by (5.6) must be modified as given 
in (5.75). 
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Figure  5.13 Shunt voltage compensation using D-STATCOM 
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,  (5.75) 
where the D-STATCOM current injection matrix is provided in (5.76) which is a 
column matrix with only one non-zero valued entry at D-STATCOM bus entry. 
 0 0
STATCOM
Tk k k
STATCOM STATCOM II f ∠ I =     (5.76) 
In order to minimise the active power consumption of converter, the output current 
phase has to be lagged from the grid voltage phase at the converter feeder, Vs2, by 
90° as follows. 
 
2 2STATCOM sI V
πf f= −   (5.77) 
The load flow analysis is used in the optimisation process for D-STATCOM rating 
and placement. A similar optimisation procedure to that of DVR is performed with 
the new decision variable, ISTATCOM, which is included in the particle vector, as 
illustrated in Figure  5.14. 
 
Figure  5.14 Particle vector structure for D-STATCOM optimisation 
In order to compare the required reactive power rating of the converter for the two 
types of series and shunt compensation, the reactive output power for both the cases 
in a same application are compared. The schematics for two simple cases are 
depicted in Figure  5.15 and Figure  5.16 where the converters are located at the 
secondary side of the distribution transformer. 
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Figure  5.15 Schematic of the network with DVR compensation 
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Figure  5.16 Schematic of the network with D-STATCOM compensation 
The results for DVR and D-STATCOM output reactive power are given in (5.78) 
and (5.79), respectively. 
 
( )1 1s s t
DVR DVR d line t line
t
V V V
Q V I Q Q Q
X
−
= = + = + ,  (5.78) 
 
( )2 2
2
s s t
D STATCOM s STATCOM line t line
t
V V V
Q V I Q Q Q
X−
−
= = + = + ,  (5.79) 
where the equation for reactive power transfer of an inductive feeder in (5.80) is 
used. V1 and V2 are the RMS voltage magnitudes at the two sides of feeder. 
 
( )1 1 2
feeder
feeder
V V V
Q
X
−
=   (5.80) 
Equation (5.79) show that output reactive power of D-STATCOM is dependent on 
the grid voltage at the converter feeder, Vs2. This voltage must be varied in the 
allowable range of the grid voltage, based on the amount of loads in order to regulate 
Ve. This high range of voltage variation as well as the small value of Xt implies a high 
reactive power requirement from D-STATCOM to feed the upstream network which 
may need a high amount of reactive power. This makes the power injection of the 
shunt compensation be highly dependent on the upstream network parameters. On 
the contrary, DVR output power in (5.78) is dependent on the voltage at the 
transformer side, Vs1. Unlike Vs2, the variations of this voltage during regulation are 
very small. Therefore, the absorbed or injected reactive power by DVR is much less 
sensitive to the upstream network. 
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Therefore, for the same application, DVR is more effective than D-STATSOM due 
to its lower power rating requirement. DVR as a series connected device is more 
suitable for limiting fault currents as well. Additionally, DVR can be used for voltage 
harmonic compensation and voltage transient reduction [138]. It is more effective for 
voltage harmonic compensation at the load than D-STATCOM, because shunt 
compensator can circulate load harmonic currents, but it is not as effective in 
compensating voltage harmonics. 
Nonetheless, the compensation by DVR brings up new protection challenges because 
of the series connection and the high current flow through the device, which are main 
drawbacks of using DVR in distribution networks, as discussed in Section  4.2. In 
addition, the limited output admittance of the series connected device increases the 
harmonic voltage drop in the line, and therefore, the converter output filter or control 
algorithm needs refining in order to reduce or eliminate the harmonic voltage drop. 
Moreover, the series connected device cannot mitigate voltage interruptions unlike a 
shunt compensator with enough active power rating [139]. 
5.9 IMPLICATIONS OF EXTENDING TO THREE-PHASE AND RING 
NETWORKS 
The proposed algorithms for single-phase regulation can be extended for three-
phase applications. The algorithms can, therefore, be developed in order to decrease 
the amount of unbalance in three-phase networks. 
If major loads of the network are single-phase, minor unbalances can be neglected. 
However, three-phase loads may encounter serious problems in unbalanced 
conditions [140]. Therefore, one single-phase DVR at an optimum location for each 
phase of the three-phase network can minimise average voltage deviation in the 
three-phase system which improves voltage unbalances. The algorithm can also be 
further improved to reduce the phase unbalances by minimising the phase unbalance 
of the equivalent voltage. However, this may require active power injection by DVRs 
because of a defined set-point for phase. 
As another approach, a three-phase topology can be utilised such that one three-
phase DVR improves the voltage regulation and unbalance as well as phase 
unbalance. The optimisation algorithm must be modified in order to include the 
entire three-phase network in finding an optimal location for the three-phase DVR 
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 such that the desired optimisation objective is achieved for the whole system. For 
three-phase implementation, an appropriate three-phase reference voltage including 
positive, negative and zero sequence voltage references needs to be generated by the 
regulation algorithm and tracked by the three-phase converter output with a proper 
tracking control algorithm. 
An advantage of three-phase inverters is the minimised AC current in the DC-link 
unlike single-phase inverters in which a second order harmonic current flows through 
the DC-link. In three-phase inverters with balanced and linear load, there is no AC 
current flow through the DC-link. Therefore, if no active power or harmonic 
injection by DVR is required, DC source can be removed, and voltage of the DC-link 
capacitor can be maintained at a desired value by feeding the DVR via its output with 
active power required for compensation of its losses from the grid. This is possible 
by a control loop to adjust the phase angle of the output voltage in order to have a 
negative active power flow. Nonetheless, the unbalanced and harmonic currents may 
introduce some harmonic ripples into the DC-link capacitor voltage. 
In addition to control algorithms, SRF-PLL needs to be extended for three-phase 
applications to be able to measure positive, negative and zero sequence components 
of the grid voltage for generating a proper compensating voltages for the entire 
sequences, and also synchronise the converter with these sequences. The unbalanced 
signals introduce a second order harmonic component into the PLL control loop 
which must be eliminated by a proper algorithm [141] such as using a MAF. 
It is also worth noting that the proposed regulation and voltage quality improvement 
algorithm is designed for radial networks, because in this case, the estimation of 
average voltage deviation can be obtained using locally measured parameters at 
DVR. However, in ring networks, estimating the average voltage deviation may 
require communication links to collect some data from other parts of the network in 
addition to the locally measured data. Nonetheless, the proposed communication-less 
algorithm can be applied to radial branches originating from any ring network. 
5.10 OPTIMISATION STUDIES 
In this section, the optimisation for the DVR location in the sample 6-bus 
network in Figure  5.5, distribution transformer tap setting and DVR sizing is 
performed, with hypothetical clustered load and generation levels using MATLAB 
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software. The algorithms can be performed on larger networks as well, when 
clustering is applied to all buses, and clustered load levels are obtained. 
Buses are assumed to have similar constant impedance, constant current and constant 
power demand shares of 50%, 0% and 50%, respectively as well as similar power 
factor of 0.85 which are typical values for residential grids. The nominal clustered 
demand and generation power rating of buses is given in Table  5.2. The duration of 
clustered load levels are also provided in the table. The base per unit power, Sbase, is 
considered as 5 kVA, and the base voltage of the single-phase grid, Vbase, is 
considered as the nominal 239.6 V. Hence, Ibase is equal to 20.9 A, and Zbase is 11.5 
Ω. The standard grid voltage limits are considered as 1±6% pu for 240 V/415 V line 
voltage, and therefore, Vlo is 0.94 pu and Vhi is 1.06 pu. 
Table  5.2 Network parameters in different load levels 
Bus 
Numb
er 
Load Level 1 (pu) Load Level 2 (pu) Load Level 3 (pu) Load Level 4 (pu) 
nom
diP
 
nom
diQ
 
nom
giP
 
nom
diP
 
nom
diQ
 
nom
giP
 
nom
diP
 
nom
diQ
 
nom
giP
 
nom
diP
 
nom
diQ
 
nom
giP
 
1 0 0 0 0 0 0 0 0 0 0 0 0 
2 0.80 0.50 0.10 0.60 0.37 0.20 0.30 0.19 0 0.20 0.12 1.20 
3 1.10 0.68 0.20 0.80 0.50 0.30 0.10 0.06 0 0.25 0.15 1.35 
4 1.20 0.74 0.10 1.00 0.62 0.20 0.20 0.12 0 0.20 0.12 1.40 
5 1.20 0.74 0.10 0.80 0.50 0.30 0.30 0.19 0 0.30 0.19 1.50 
6 1.30 0.81 0.10 0.90 0.56 0.10 0.30 0.19 0 0.80 0.50 0.50 
P(Lj) 15% 25% 35% 25% 
Five branches of the network are assumed to have similar impedance per kilometre 
with different lengths as given in Table  5.3. 
Table  5.3 Network branch parameters  
Branch Number R (Ω/km) X (Ω/km) Length (m) Impedance (pu) 
1 0.786 0.745 80 (5.477+j5.191)×10-3 
2 0.786 0.745 60 (4.107+j3.893)×10-3 
3 0.786 0.745 130 (8.899+j8.435)×10-3 
4 0.786 0.745 90 (6.161+j5.840)×10-3 
5 0.786 0.745 70 (4.792+j4.542)×10-3 
The hybrid constriction coefficient PSO-GA introduced in Section  2.3.1 with 
parameters listed in Table  5.4 is used for optimisation. A probability of 50% is 
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 considered for crossover among particles, and thus, about half of particles are 
selected for crossover in every iteration step. Decision variable constraints for all 
optimisation studies are already given in Table  5.1. 
Table  5.4 PSO-GA parameters 
Maximum Iterations 400 
Number of Runs 100 
Particle Population 50 
φmax 4.1 
φ1=φ2 2.05 
K 0.6 
Crossover Probability 0.5 
Maximum Convergency Error 1×10-5 
Figure  5.17 illustrates the load flow analysis results without DVR and with different 
tap settings for distribution transformer. It is observed that fixed tap setting cannot 
provide a good regulation in all the load levels, and some buses may suffer from both 
the overvoltage and under-voltage or either of them in different load levels. Thus, 
implementing a voltage regulation scheme is necessary for this network. 
 
Figure  5.17 Bus voltage magnitudes in different load levels and with different tap settings, 0%, +2.5% 
and +5% 
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Table  5.5 also includes network parameters including average bus voltage deviation 
and network power loss for different tap settings. 
Table  5.5 Load flow analysis results for typical Network without DVR 
Tap Setting (%) 5 2.5 0 
ΔVe (% pu) 4.133 3.495 4.267 
Average Ploss (pu) 0.1509 0.1530 0.1555 
 Case 1: Optimisation for Voltage Deviation Minimisation 5.10.1
The optimisation is performed for different definitions of objective function. 
First, it is performed for finding the optimised decision variables for the objective of 
best regulation using the objective function in (5.32). Optimisation results for 100 
executions of the algorithm as well as some network parameters including minimised 
average bus voltage deviation and network power loss are given in Table  5.6. The 
results show that in spite of the implemented GA crossover for escaping from 
suboptimal solutions, optimisation can still find some suboptimal solutions with 
lower probability densities. Nonetheless, because they are very close to the optimal 
solution in the value of the objective function, the Coefficient of Variation (CV) is 
small. The number of iterations also shows that the optimisation process is converged 
with limited iterations. To select a proper solution, the other calculated design 
parameters provided in the table which have not been included in the objective 
function can be considered. Among all solutions, the one with the least power rating 
for DVR and with the least average voltage deviation is selected in which the optimal 
tap setting is 2.5% and optimal DVR location is at bus number 3 in branch number 2. 
Table  5.6 Optimisation results for voltage deviation minimisation 
Tap Setting (%) 5 2.5 0 0 -2.5 Objective Function 
Bus Number 2 3 3 2 2 
Mean 1.299 
ΔVe (% pu) 1.307 1.270 1.294 1.301 1.306 
SDVR (pu) 0.9118 0.6929 0.9733 0.9929 1.278 Standard 
Deviation 0.0507 Average Ploss (pu) 0.1605 0.1596 0.1599 0.1602 0.1601 
No. of Iterations 78 79 78 75 73 Coefficient 
of Variation 3.91% Probability Density 12% 34% 25% 13% 13% 
Figure  5.18 shows the decision variable values during the optimisation process as 
particle movement to converge to this optimum solution. Figure  5.19 illustrates the 
load flow analysis results before and after placing the DVR in the network.  
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Figure  5.18 Decision variables values as particle movement during the optimisation process 
 
Figure  5.19 Bus voltage magnitudes in different load levels without DVR (blue), and with optimised 
voltage and location of DVR for voltage deviation minimisation (red and green) 
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It can be observed that DVR can provide a good regulation in all the load levels such 
that over and under-voltages are avoided. The regulation increases the efficiency of 
electric motor loads and reduces network losses as discussed in Section  1.1. In a 
typical grid, PV stops injecting as soon as an overvoltage occurs at the bus. 
Therefore, the power injection will be stopped at some of these buses such that 
overvoltage is avoided all over the network as simulated in Section  5.11. This 
clustered load level has duration of 25% during a year, and loss of generation for this 
period greatly reduces the effectiveness of PV penetration in the network. However, 
after placement of DVR, all the voltages have been regulated to remain close to 1 pu 
in all the clustered load levels, and therefore, the loss of PV energy is avoided. 
 Case 2: Optimisation for Power Loss and DVR Rating Minimisation 5.10.2
Optimisation is also performed for minimising the average power loss and 
DVR rating using objective functions in (5.35) and (5.37), respectively. As indicated 
in Table  5.7 for 100 runs, optimisation for network power loss minimisation also 
finds some suboptimal solutions with low probability densities but close to the global 
optimal solutions. The solution with 2.5% tap setting and DVR location at bus 
number 4 suggests the least rating for DVR. 
Table  5.7 Optimisation results for power loss minimisation 
Tap Setting (%) 5 2.5 0 -2.5 Objective Function 
Bus Number 2 4 2 2 
Mean 0.1538 
Average Ploss 0.1541 0.1536 0.1541 0.1541 
SDVR (pu) 0.4100 0.5583 0.6427 0.9524 Standard 
Deviation 2.281×10
-4 
ΔVe (% pu) 2.970 3.083 2.970 2.969 
No. of Iterations 172 174 162 152 Coefficient 
of Variation 0.148% Probability Density 9% 70% 9% 10% 
Optimisation for DVR rating finds only one optimal solution suggesting a much 
smaller DVR compared to the two previous optimisation cases, as given in Table  5.8. 
The number of iterations is increased, but the optimisation process can converge to 
the optimal solution. In this case, bus voltages can vary in the allowable range of grid 
voltage, and no constraints are enforced for average voltage deviation. The only 
constraint is the added over and under-voltage penalty term to the objective function, 
and therefore, DVR rating is so much that it can only maintain bus voltages in the 
allowable region in all the load levels, as illustrated in Figure  5.20 and Figure  5.21. 
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Figure  5.20 Decision variables values as particle movement during the optimisation process 
 
Figure  5.21 Bus voltage magnitudes in different load levels for DVR rating minimisation, without 
DVR (blue), and with optimised voltage and location for DVR (red and green) 
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Generally, keeping bus voltages within this range is the target of regulation that can 
be achieved by a smaller DVR. 
Table  5.8 Optimisation results for DVR rating minimisation 
Tap Setting (%) 2.5 
Bus Number 4 
SDVR (pu) 0.1576 
ΔVe (% pu) 2.718 
Average Ploss 0.1546 
No. of Iterations 254 
Probability Density 100% 
 Case 3: Optimisation for Multi-Objective Cost Function 5.10.3
Weighting coefficients of the multi-objective cost function in (5.40) can be 
selected such that the cost function reflects the real cost of implementation and 
electricity loss in order to minimise the total investment cost using objective function 
in (5.41). However, a balance between different targets can also be achieved by 
manipulating the weightings based on the obtained results in Table  5.6 and Table  5.7 
and by trial and error. Based on the obtained results, in order to have similar 
importance for loss (about 0.15 pu) and deviation (about 1.3% pu), the loss 
weighting is chosen as 8.7 times the deviation weighing. The weighting of rating can 
be selected based on the trial and error, .i.e. by executing the optimisation for 
different values of weighting such that a desired balance is achieved. Bus voltage 
magnitudes with weighted optimisation are plotted in Figure  5.22, and the 
summarised optimisation results in Table  5.9 shows that there is a global optimal 
solution with high probability density, and a balance between objectives has been 
achieved. 
Table  5.9 Optimisation results for weighted objective function 
Weightings wD = 1, wL = 8.7, wR = 2 
Objective Function 
Tap Setting (%) 2.5 
Bus Number 3 
Mean 3.8050 
ΔVe (% pu) 1.499 
SDVR (pu) 0.41 Standard 
Deviation 0.2567 Average Ploss (pu) 0.1585 
No. of Iterations 96 Coefficient of 
Variation 6.7455% Probability Density 82% 
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Figure  5.22 Bus voltage magnitudes in different load levels with weighted optimisation, without DVR 
(blue), and with optimised voltage and location for DVR (red and green) 
 Case 4: Optimisation for D-STATCOM 5.10.4
The optimisation for D-STATCOM rating and placement is also performed in 
order to compare the usage of DVR and D-STATCOM in a similar network. D-
STATCOM output current is limited to ±1 pu for optimisation so as to have similar 
power rating limit to that of designed DVR, and the two other variables are limited 
the same as before. The optimisation results for objective function in (5.32), (5.35) 
and (5.37) are provided in Table  5.10. The optimum tap setting and location for all 
the objectives are 2.5% and bus number 5, respectively. Compared to DVR 
optimisation cases, There are no suboptimal solutions for any of the performed 
optimisations which indicate zero standard deviations. 
Comparing optimisation results with the ones in Table  5.6, Table  5.7 and Table  5.8 
shows that shunt compensation with similar power rating is less effective than series 
compensation in reducing voltage deviations as previously discussed in Section  5.8. 
However, as optimisation results for power loss minimisation shows, it could be 
more effective in reducing network power losses. The load flow analysis with the 
results of optimisation for voltage deviation minimisation are plotted in Figure  5.23 
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which shows that some bus voltages have crossed the standard grid voltage limits, 
and D-STATCOM with the limited output current of ±1 pu cannot maintain bus 
voltages in the allowable range in all the load levels. 
Table  5.10 Optimisation results for different objective functions for D-STATCOM 
Parameter Voltage Deviation Optimisation 
Power Loss 
Optimisation 
STATCOM Rating 
Optimisation 
Tap Setting (%) 2.5 2.5 2.5 
Bus Number 5 5 5 
ΔVe (% pu) 2.574 2.916 3.210 
SSTATCOM (pu) 1.047 0.9727 0.4561 
Average Ploss 0.1472 0.1341 0.1463 
No. of Iterations 82 169 225 
Probability Density 100% 100% 100% 
 
Figure  5.23 Bus voltage magnitudes in different load levels for deviation minimisation, without D-
STATCOM (blue), and with optimised current and location for D-STATCOM (red and green) 
For achieving a similar voltage deviation as the one obtained with DVR in Table  5.6 
(1.270 pu deviation with 0.6929 pu DVR rating), the output current limit was further 
increased to 2.807 pu. The optimisation for minimum average deviation results in 
2.814 pu rating for D-STATCOM located at bus number 5 and with tap setting of 
2.5%. Therefore, the rating must be 4.06 times that of DVR in order to have a similar 
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 voltage regulation. However, DVR drawbacks including cost of protection devices 
and high current flow through the series connected device may make it less 
beneficiary in terms of investment cost, as discussed in Section  5.8. 
Table  5.11 Optimisation results for D-STATCOM rating minimisation 
Tap Setting (%) 5 2.5 Objective Function 
Bus Number 5 5 
Mean 1.437 
SD-STATCOM (pu) 1.637 1.366 
ΔVe (% pu) 2.963 2.890 Standard 
Deviation 0.1782 Average Ploss (pu) 0.1708 0.1407 
No. of Iterations 279 252 Coefficient 
of Variation 12.1% Probability Density 36% 64% 
 
Figure  5.24 Bus voltage magnitudes in different load levels for power rating minimisation with 
increased output current limit, without D-STATCOM (blue), and with optimised current and location 
for D-STATCOM (red and green) 
In order to maintain bus voltages within the standard limits, the optimisation is 
performed for D-STATCOM power rating minimisation and with the previously 
increased output current limit. As summarised in Table  5.11, global optimum 
solution suggest 1.366 pu power rating with placement at bus number 5 and 2.5% tap 
setting. As plotted in Figure  5.24, voltage limit violations are resolved. Comparison 
with DVR case in Table  5.8 shows that the rating is 8.7 times the DVR rating. 
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5.11 SIMULATION STUDIES 
After finding the optimal location and tap setting, in order to investigate the 
transient operation of DVR and validate the designed converter control and online 
voltage regulation algorithms, the 6-bus network in Figure  5.5 with parameters listed 
in Table  5.2 and Table  5.3 was modelled in PSCAD-EMTDC. Constant power 
injection, which includes the constant power load and generation, was modelled by a 
voltage source controlled in an open loop configuration. It injects the desired power 
to the network via a feeder as depicted in Figure  5.25. 
jXf
Pref+jQref
Rf
1
2
f
 
Figure  5.25 Open loop modelling of constant power injection 
The desired power injection is translated into a phasor voltage commanded to the 
voltage source. The phase angle of V2 is measured and considered as the reference 
phase angle. The following equations are used for calculating the reference voltage 
for each bus. 
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 ( ) ( )2 11 12 cos V Vv t V q f= + ,  (5.84) 
where, ϕV1 and V1 are the phase angle and RMS magnitude of the reference voltage, 
and Rf and Xf are the resistance and inductance of the bus feeder. Calculation of 
resistance and reactance of constant impedance loads can be performed as follows. 
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The ELI is calculated by using (5.44) to obtain ( ) 33.3594 3.004 10 pue j −= + × . 
Before presenting the simulation results, bus voltage magnitudes, V2…6, and network 
bus voltage deviation, ΔVe, for all the load levels are simulated and plotted in 
Figure  5.26 in order to confirm the validity of the model and observe the voltage rise 
and drop issues. Then, different simulation cases are considered as follows. 
 
Figure  5.26 (a) bus voltage magnitudes and (b) deviation in load levels 2, 1, 3 and 4, respectively 
 Case 1: PV Overvoltage Protection Performance 5.11.1
In this case, the simulation is performed to evaluate the network operation with 
PV overvoltage protection. If an overvoltage of more than 6% is measured locally on 
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a bus for a specified amount of time, the PV inverter is tripped and disconnected 
from the bus. It is assumed that overvoltage must be seen for three main cycles (60 
ms) in order for the disconnection to be triggered. For this purpose, a delay timer is 
started for overvoltage protection reaction, and if the overvoltage is removed from 
the bus during the delay, the timer is reset. In the fourth load level, high PV 
generation causes overvoltage in some buses. Figure  5.27 shows bus voltages when 
injection in this load level is started. After about three cycles, the buses which have 
sensed the overvoltage earlier, including buses number 4 and 5, stop injecting. This 
drops the voltages at other buses such that they may not trip. 
 
Figure  5.27 (a) bus voltages, and (b) output power of PV inverter with overvoltage protection 
This control strategy is the currently applied method for avoiding overvoltage in the 
LV grids with PV generation. It can be observed that the application of this 
traditional control strategy can cause the loss of a huge amount of energy on a large 
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 scale, and therefore, it can be avoided by voltage regulation using DVR, as illustrated 
in later simulation cases. 
 Case 2: Active Power Curtailment Performance 5.11.2
In this case the active power curtailment method presented in [98] is simulated. 
This method uses the droop control in order to make the injected power by inverter a 
function of bus voltage, V, as given in (5.86). 
 ( )inv MPPT , , 0th th invP P m V V V V P= − − > > ,  (5.86) 
where the PV inverter is controlled with the maximum power point tracking (MPPT) 
algorithm, and therefore, PMPPT is the maximum available PV power which varies 
based on the solar irradiance, m is the slope factor (kW/V), and Vth is the threshold 
voltage for activating the output power reduction by droop function. The slope factor 
and threshold voltage are selected based on the value of higher voltage limit of the 
grid, Vhi, and maximum power of inverter in order to coordinate PV inverters for 
sharing the active power curtailment such that all bus voltages remain in the 
allowable range. Therefore, m is calculated as follows [98]. 
 MPPT
hi th
Pm
V V
=
−
  (5.87) 
The value of Vth is chosen to be 1.043 pu [98], and Vhi is 1.06 pu. The active power is 
curtailed linearly based on the local bus voltage, V, if this voltage is greater than Vth. 
The power reduction continues until V reaches Vhi, where the output power is 
reduced to zero. 
Figure  5.28 (a) shows bus voltages when inverters start injecting in the fourth load 
level and the active power curtailment is active. This approach maintains bus 
voltages within the standard range and prevents the overvoltage protection from 
triggering. The output active power of inverters, Pinv, is plotted in Figure  5.28 (b). 
This control strategy causes the loss of renewable energy which is not desirable for 
future smart grids. As given in Table  5.12, it has reduced the total generated power 
by about 17.4%. If a higher distribution transformer tap is set, the reduction in 
generated power will be higher. It can also be observed that droop curtailment has 
the benefit of power reduction sharing among the inverters whose bus voltage is 
greater than Vth. 
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Table  5.12 Nominal and curtailed active power generation at buses 
Bus Number nomgiP  inviP  Vi 
2 1.20 1.2 1.035 
3 1.35 1.35 1.039 
4 1.40 0.991 1.048 
5 1.50 0.872 1.050 
6 0.50 0.5 1.036 
Total Power (pu) 5.95 4.913  
 
 
Figure  5.28 (a) Bus voltage magnitudes, and (b) PV inverter output power with active power 
curtailment 
 Case 3: Online Voltage Regulation Algorithm Performance 5.11.3
In this case, DVR transient and steady-state operation is surveyed. The 
optimum DVR location and distribution transformer tap setting as obtained in 
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 Section  5.10 are bus 3 and 2.5%, respectively. The result is illustrated in Figure  5.29 
in which DVR operation is started in a no load condition at 0.2 s. Then, at 1 s, buses 
start injecting in the second load level and at 2 s, start injecting in the first load level 
which is the high demand level. At 3 s, they start injecting in the third load level and 
at 4 s, start injecting in the fourth level which is the high generation level. 
The DVR reference voltage is calculated in an online manner using (5.53), (5.58) and 
the already calculated ELI. The results show the effectiveness of DVR operation in 
all the load levels in maintaining the average voltage, Ve, close to the reference 
voltage of 1 pu, and settling time of about 400 ms is achieved in response to the step 
load variations. Over and under shoots are small and bus voltages are kept in the 
allowable range in most of the duration of transients. As observed in the plot, DVR 
cannot affect the upstream bus number 2, and it is only affected by network currents. 
Nevertheless, the network average voltage deviation in both the low demand and 
high generation levels is reduced compared to Figure  5.26(b) and is minimised 
because of the effect of both the optimum placement and online regulation. The 
minimised voltage deviations help in improving the efficiency of electric motor loads 
and reducing network losses. Moreover, this algorithm prevents the overvoltage 
protection from being triggered, and since the voltage deviations from 1 pu are 
controlled to be minimum, droop function is not enabled, and therefore, the reduction 
of power generation is avoided, and PVs can inject their maximum available power. 
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Figure  5.29 (a) Bus voltage magnitudes, and (b) average bus voltage deviation with DVR in load 
levels 2, 1, 3 and 4, respectively. 
In Figure  5.30, DVR reference voltage, rmsDVRV , and DVR output voltage as well as the 
output reactive power of DVR are plotted. The converter control algorithm has been 
able to follow the reference voltage in all the loads levels. The values of RMS 
reference voltage in different load levels and the maximum value of output reactive 
power are consistent with the results of optimisation for average voltage deviation 
minimisation which are already presented in Figure  5.18 and Table  5.6. 
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Figure  5.30 (a) DVR output reactive power, (b) DVR reference RMS voltage, and (c) DVR output 
voltage 
In the proposed approach renewable energy curtailment and overvoltage protection 
are avoided, because voltage rise is controlled. Figure  5.31 shows the DVR output 
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voltage, vCf(t), and reference voltage in transient from no load condition to load level 
2 at 1 s. The designed converter controller in Chapter 4 is able to track the generated 
reference voltage. 
 
Figure  5.31 DVR output voltage and reference voltage 
 Case 4: Voltage Regulation with Minimum DVR Rating Performance 5.11.4
The results of optimisation for DVR rating minimisation in Table  5.8 already 
showed that a DVR with limited power rating cannot minimise the average voltage 
deviation but is still effective in keeping bus voltages in the allowable range. In order 
to examine the effectiveness of the algorithm in this case, DVR output voltage is 
limited to resemble a lower rating DVR. Figure  5.20 shows the optimisation results 
for DVR rating minimisation in which optimum voltages for the entire load levels are 
obtained. It shows that in load level one, the maximum compensating voltage of 
0.059466 pu is needed, and therefore, this voltage is considered as the voltage limit. 
The results in Figure  5.32 compared with Figure  5.29 show that the limited power 
rating increases the deviations as expected, but bus voltages remain in the allowable 
range. 
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Figure  5.32 (a) Voltage regulation with minimised DVR rating, and (b) average voltage deviation 
Figure  5.33 shows the limited reference voltage for DVR output. 
 
Figure  5.33 DVR reference RMS voltage with minimised DVR rating 
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Figure  5.34 shows the reactive power injection by DVR indicating the limited 
injection because of the minimised DVR rating. 
 
Figure  5.34 DVR output reactive power with minimised DVR rating 
 Case 5: Harmonic Distortion Reduction Performance 5.11.5
In this case, harmonic current injection is added to all buses. Harmonic current 
magnitudes for odd numbered harmonics including 3rd, 5th, 7th and 9th harmonics are 
set as about 15, 12, 8 and 5 % of the nominal current injection of the bus for the 
fundamental content. Simulations are performed in load level 1 which introduces the 
highest voltage drops in the network. The voltage source of the network is assumed 
as stiff, and its internal impedance is not considered is the simulations. The 
Harmonic compensation algorithm compensates 3rd, 5th and 7th harmonics. 9th 
harmonic is not compensated, but as discussed in Sections  4.5.2 and  4.5.3, a zero 
reference voltage is commanded for this harmonic in order to eliminate the voltage 
drop at the output caused by the 9th harmonic content of the disturbance current. 
Bus voltage THDs and average THD before and after compensation are plotted in 
Figure  5.35(a). THD is calculated by including all four selected harmonics. Buses 
start injecting at 0.3 s, and DVR compensation is turned on at 1 s. The compensation 
is performed by active power injection using (5.70) and the approximate ELI 
calculated by (5.63). The results show that DVR has provided some compensating 
harmonic content, and consequently, THD of downstream busses have been 
decreased. The average THD of network is decreased by 36.7%. In addition, the FFT 
of DVR output voltage in Figure  5.35(c) shows the effectiveness of the converter 
control algorithm in tracking the generated harmonic references. 
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Figure  5.35 (a) Bus voltage THDs and average THD with compensation using active power injection, 
(b) DVR compensating reference and output voltages, and (c) FFT of DVR output voltage 
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Figure  5.36 (a) Uncompensated voltage, (b) compensated voltage, and (c) FFT for bus 5 voltage 
Figure  5.36(a) shows the voltage of bus number 5 which has the highest level of 
distortion, because it is the farthest bus from the voltage source. The compensated 
voltage of this bus is plotted in Figure  5.36(b) which indicates a less distorted 
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 voltage. The FFT in Figure  5.36(c) shows that the harmonic content for the 
compensated harmonics is decreased, and as expected, the uncompensated 9th 
harmonic has not introduced any voltage drops into the downstream network. 
In addition, the reactive compensation using the real part of (5.68) is also performed. 
The results in Figure  5.37(a) show a reduction of about 33.3% in average THD that is 
less than the case with active power injection, as expected. The FFT of bus voltage 
number 5 shows an increased harmonic content compared to the previous case. 
 
Figure  5.37 (a) Bus voltage THDs and average THD with compensation using only reactive power 
injection, and (b) FFT for bus voltage number 5 
5.12 CONCLUSIONS 
In this chapter, the overvoltage issue of LV grids with high PV injection as 
well as the under-voltage issue caused by demand growth were considered, and a 
regulation algorithm by using DVR was proposed and applied in order to eliminate 
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the high bus voltage deviation issue. An optimisation algorithm was developed in 
which average yearly clustered load levels at buses in the network were used in order 
to find an optimum location for DVR and also an optimum setting for distribution 
transformer tap so that the desired voltage deviation with minimum DVR rating is 
achieved. The obtained optimum configuration values, including tap setting and 
DVR location, are fixed during the whole year. Therefore, the desired regulation is 
achieved with unchanged configuration during a year. The optimisation results were 
provided using a 6-bus LV network which proved the effectiveness of the proposed 
optimisation algorithm in finding an optimal solution for any practically defined 
objectives. 
In addition, in order to have proper regulation for any bus loading and generation, a 
regulation method was proposed in which by using the calculated equivalent line 
impedance, online regulation of network is possible without the need for any 
communication links between buses and DVR. Since the ELI is calculated based on 
the average of its obtained values in all the clustered load levels, it can be used in any 
loading conditions at buses, and therefore, only one value is required to be calculated 
and used for regulation computations. Simulation results showed that the algorithm 
was able to regulate average bus voltages to the reference 1 pu in all loading 
conditions. Additionally, with reduced rating, DVR was still able to maintain bus 
voltages in the allowable range. Moreover, the algorithm was extended in order to 
reduce the average THD of the network by injecting compensating harmonic 
voltages by DVR. Simulation results showed the effectiveness of the algorithm in 
reducing the average THD of the network. 
Furthermore, a comparison between shunt and series compensation was provided. 
The optimisation results for shunt compensation showed a higher required power 
rating for a similar regulation which showed a benefit of series compensation by 
DVR. In addition, the implications of extending the algorithms for three-phase 
applications were provided. 
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Chapter 6: Conclusions and 
Recommendations 
The general conclusions and recommendations for future scopes of the work 
are presented in this chapter. 
6.1 GENERAL CONCLUSIONS 
The first aim of this thesis is to develop a new stable and online voltage quality 
improvement algorithm by using a series compensator for grids containing high 
photovoltaic (PV) penetration as well as high demand and harmonic injection. The 
second aim is to develop an improved optimisation algorithm for placement of the 
compensator in the network in order to minimise its power rating while minimising 
bus voltage deviations in the network. The third aim is designing a suitable converter 
as the compensator and developing improved reference tracking algorithm in order to 
control the output voltage of the series compensator which needs to follow harmonic 
references as well as a fundamental reference with minimum error and enough 
stability margins. The last aim is set for developing improved algorithms for 
synchronisation to the disturbed grid voltage which is required for proper and stable 
operation of most of grid-interfaced devices including the utilised compensator. 
The first aim has been realised by placing a Dynamic Voltage Restorer (DVR) as a 
series compensator to inject a controlled amount of voltage to minimise the average 
voltage deviation of buses in the network so that high voltage rises by PV generation 
are avoided and high voltage drops caused by demand growth are compensated. The 
algorithm can also reduce voltage drops caused by harmonic power injection and 
reduce the Total Harmonic Distortion (THD) of bus voltages. This is a new method 
in which a pre-calculated equivalent line impedance value is used in order to estimate 
the average voltage deviation of buses using only local information of the 
compensator with no need for communication links between buses and DVR. An 
appropriate reference voltage for DVR is, then, calculated, and the quality 
improvement algorithm is performed in an online manner. The algorithm is able to 
regulate bus voltages and reduce the THD. Compared to other methods which result 
in loss of PV generation, the proposed structure makes the best use of PV generation. 
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 The second aim has been accomplished by using a hybrid optimisation algorithm. A 
new approach for optimisation is proposed in which averaged clustered load levels of 
network buses and their durations are considered. Furthermore, In addition to finding 
an optimum place for DVR, finding a fixed optimum setting for distribution 
transformer tap is also included in the algorithm. The optimisation results help in 
finding the best configuration for the network to minimise the investment cost. 
The third aim has been achieved by designing a feedback control algorithm using the 
Internal Model Principle (IMP) in order to control the output voltage of DVR to track 
a desired reference voltage. The designed control algorithm is also able to track 
harmonic references utilising stacked resonant compensators. A feedforward 
compensator is also used in order to improve the disturbance rejection of the control 
system. Pole placement technique is shown to be a good method for control 
parameter tuning. In addition, a model-based delay compensation method is used to 
free the control design from inclusion of the control loop delay introduced by digital 
controller computations. A new adaptive method is proposed in order to make the 
control system performance and delay compensation algorithm independent of plant 
parameter variations. The performance of control algorithm showed a desirable 
reference tracking and a stable performance. 
The last aim has been fulfilled by the design of algorithms for synchronisation to the 
grid voltage. An algorithm using Moving Average Filter (MAF) and feedforward is 
developed in order to measure the angle of a disturbed voltage. The algorithm has 
been made adaptive to frequency variations by a new method for proper variation of 
MAF window length for effective rejection of undesired harmonic content. In 
addition, angle of harmonic voltages are also measured by designing a new stacked 
Phase-Locked Loop (PLL) structure. Furthermore, a new Frequency-Locked Loop 
(FLL) structure is also proposed which is able to reject harmonics unlike the 
previously presented FLL structures. The designed synchronisation algorithms 
showed desirable transient and steady-state performances in response to phase and 
frequency variations of the grid voltage. 
However, the developed algorithms raise some new questions and recommendations 
for future research. 
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6.2 RECOMMENDATIONS FOR FUTURE WORK 
Some scopes of future work for each chapter can be identified as follows. 
 Synchronisation Algorithms 6.2.1
• The integrated FLL and PLL structure designed in Section  3.6 is nonlinear 
system. It may be possible to derive a small-signal model for this structure 
so that controller tuning can be performed more effectively. 
 Converter Design and Reference Tracking Algorithms 6.2.2
• An algorithm for control of paralleled DVRs can be developed in order to 
increase the current rating of the compensator to be used in networks with 
high levels of demand and generation. 
• Gain of resonance compensators sharply declines as the frequency varies. 
Therefore, they can be made adaptive to frequency variations so that 
controller tracking performance does not degrade with varying frequency 
of main voltage. 
• The converter can be designed for three-phase applications, and its 
tracking control algorithm is modified to be able to follow a three-phase 
reference voltage including positive, negative and zero sequences. 
 Optimisation and Voltage Quality Improvement Algorithms 6.2.3
• DVR voltage angle can be included as a decision variable in optimisation. 
In this case, active power injection is also required by DVR. The results 
will be similar to the case for compensation with minimum DVR voltage 
in Section  5.5.2, because the optimisation will find the minimum rating 
which is obtained with minimum compensation voltage. 
• In large networks, multiple DVRs can be used in different locations in 
order to have a better regulation and reduced power rating for each DVR. 
The optimisation algorithm and the load flow analysis must be 
manipulated to include multiple compensators. The equivalent line 
impedance concept needs more work to be used in a multiple DVR 
configuration. 
• The optimisation can be performed with consideration of future demand 
and generation growth which needs a planning algorithm for forecasting 
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 the future growth of network. The optimisation can be applied to the 
predicted network to find an optimised rating and location for DVR so that 
it can operate more efficiently during the planned period. 
• Three single-phase DVRs can be placed on three phases or a three-phase 
structure can be used in order to improve voltage and phase unbalances in 
three-phase networks. The compensation algorithm needs to be modified 
in order to generate appropriate positive, negative and zero sequence 
reference voltages. 
• Protection is the main drawback of DVR usage in grids. The series 
connected compensator brings new protection challenges which must be 
considered and eliminated. More research is required on protection issues 
of this device to be able to use it commercially in low voltage (LV) grids. 
• The issue on the reliability of the power system with the proposed 
regulation and voltage quality improvement algorithm using DVR could 
be surveyed, and statistical analyses can be performed to obtain the 
amount of influence on reliability. 
 
196  Chapter 6: Conclusions and Recommendations 
  
Bibliography 
[1] J. von Appen, T. Stetz, M. Braun, and A. Schmiegel, "Local Voltage Control 
Strategies for PV Storage Systems in Distribution Grids," Smart Grid, IEEE 
Transactions on, vol. 5, pp. 1002-1009, 2014. 
[2] N.-K. C. Nair and L. Jing, "Power quality analysis for building integrated PV 
and micro wind turbine in New Zealand," Energy and Buildings, vol. 58, pp. 
302-309, 2013. 
[3] T.-H. Chen, L.-S. Chiang, and N.-C. Yang, "Examination of major factors 
affecting voltage variation on distribution feeders," Energy and Buildings, vol. 
55, pp. 494-499, 2012. 
[4] G. Mokhtari, G. Nourbakhsh, F. Zare, and A. Ghosh, "Overvoltage prevention 
in LV smart grid using customer resources coordination," Energy and 
Buildings, vol. 61, pp. 387-395, 2013. 
[5] M. Bilton, N. E. Chike, M. Woolf, P. Djapic, M. Wilcox, and G. Strbac, 
"Impact of Low Voltage-Connected low carbon technologies on network 
utilisation," Imperial College London B4, 2014. 
[6] J. D. Kueck, D. T. Rizy, F. F. Li, Y. Xu, H. Li, S. Adhikari, et al., "Local 
Dynamic Reactive Power for Correction of System Voltage Problems," Oak 
Ridge National Laboratory2008. 
[7] F. A. L. Jowder, "Design and analysis of dynamic voltage restorer for deep 
voltage sag and harmonic compensation," Generation, Transmission & 
Distribution, IET, vol. 3, pp. 547-560, 2009. 
[8] M. Hojabri, A. Z. Ahmad, A. Toudeshki, and M. Soheilirad, "An Overview on 
Current Control Techniques for Grid Connected Renewable Energy Systems," 
International Proceedings of Computer Science and Information Technology, 
vol. 56, pp. 119-126, 2012. 
[9] K. H. Ahmed, A. M. Massoud, S. J. Finney, and B. W. Williams, "Optimum 
selection of state feedback variables PWM inverters control," in Power 
Electronics, Machines and Drives, 2008. PEMD 2008. 4th IET Conference 
on, 2008, pp. 125-129. 
[10] M. Karimi-Ghartemani, "A Unifying Approach to Single-Phase Synchronous 
Reference Frame PLLs," Power Electronics, IEEE Transactions on, vol. 28, 
pp. 4550-4556, 2013. 
[11] A. Nicastri and A. Nagliero, "Comparison and evaluation of the PLL 
techniques for the design of the grid-connected inverter systems," in Industrial 
Electronics (ISIE), 2010 IEEE International Symposium on, 2010, pp. 3865-
3870. 
Bibliography 197 
 [12] R. J. Ferreira, R. E. Araujo, and J. A. Pecas Lopes, "A comparative analysis 
and implementation of various PLL techniques applied to single-phase grids," 
in Energetics (IYCE), Proceedings of the 2011 3rd International Youth 
Conference on, 2011, pp. 1-8. 
[13] S. Golestan, M. Monfared, and J. M. Guerrero, "A novel control technique for 
single-phase grid-connected inverters," in Electrical Engineering and 
Informatics (ICEEI), 2011 International Conference on, 2011, pp. 1-6. 
[14] S. Golestan, M. Monfared, J. M. Guerrero, and M. Joorabian, "A D-Q 
synchronous frame controller for single-phase inverters," in Power 
Electronics, Drive Systems and Technologies Conference (PEDSTC), 2011, 
pp. 317-323. 
[15] J.-S. Park, T. H. Nguyen, and D.-C. Lee, "Advanced SOGI-FLL Scheme 
Based on Fuzzy Logic for Single-Phase Grid-Connected Converters," Journal 
of Power Electronics, vol. 14, pp. 598-607, 2014. 
[16] P. Rodriguez, A. Luna, I. Candela, R. Teodorescu, and F. Blaabjerg, "Grid 
synchronization of power converters using multiple second order generalized 
integrators," in Industrial Electronics, 2008. IECON 2008. 34th Annual 
Conference of IEEE, 2008, pp. 755-760. 
[17] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A New Single-Phase PLL 
Structure Based on Second Order Generalized Integrator," in Power 
Electronics Specialists Conference, 2006. PESC '06. 37th IEEE, 2006, pp. 1-
6. 
[18] S. M. Silva, B. M. Lopes, B. J. C. Filho, R. P. Campana, and W. C. 
Bosventura, "Performance evaluation of PLL algorithms for single-phase grid-
connected systems," in Industry Applications Conference, 2004. 39th IAS 
Annual Meeting. Conference Record of the 2004 IEEE, 2004, pp. 2259-2263 
vol.4. 
[19] F. Gonzalez-Espin, E. Figueres, and G. Garcera, "An Adaptive Synchronous-
Reference-Frame Phase-Locked Loop for Power Quality Improvement in a 
Polluted Utility Grid," Industrial Electronics, IEEE Transactions on, vol. 59, 
pp. 2718-2731, 2012. 
[20] L. Kyoung-Jun, L. Jong-Pil, S. Dongsul, Y. Dong-Wook, and K. Hee-Je, "A 
Novel Grid Synchronization PLL Method Based on Adaptive Low-Pass Notch 
Filter for Grid-Connected PCS," Industrial Electronics, IEEE Transactions 
on, vol. 61, pp. 292-301, 2014. 
[21] S. Golestan, M. Monfared, and J. M. Guerrero, "Second order generalized 
integrator based reference current generation method for single-phase shunt 
active power filters under adverse grid conditions," in Power Electronics, 
Drive Systems and Technologies Conference (PEDSTC), 2013 4th, 2013, pp. 
510-517. 
[22] L. Almeida Braatz, S. L. Schubert Severo, A. A. Perleberg Lerm, and W. de 
Freitas Ciarelli, "A digital phase-locked-loop for synchronization of single-
198 Bibliography 
  
phase sources with the utility grid," in PowerTech (POWERTECH), 2013 
IEEE Grenoble, 2013, pp. 1-6. 
[23] S. Golestan, M. Ramezani, J. M. Guerrero, and M. Monfared, "dq-Frame 
Cascaded Delayed Signal Cancellation- Based PLL: Analysis, Design, and 
Comparison With Moving Average Filter-Based PLL," Power Electronics, 
IEEE Transactions on, vol. 30, pp. 1618-1632, 2015. 
[24] F. D. Freijedo, J. Doval-Gandoy, O. Lopez, and E. Acha, "A Generic Open-
Loop Algorithm for Three-Phase Grid Voltage/Current Synchronization With 
Particular Reference to Phase, Frequency, and Amplitude Estimation," Power 
Electronics, IEEE Transactions on, vol. 24, pp. 94-107, 2009. 
[25] J. Wang, J. Liang, F. Gao, L. Zhang, and Z. Wang, "A Method to Improve the 
Dynamic Performance of Moving Average Filter Based PLL," Power 
Electronics, IEEE Transactions on, vol. PP, pp. 1-1, 2014. 
[26] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, 
"Moving Average Filter Based Phase-Locked Loops: Performance Analysis 
and Design Guidelines," Power Electronics, IEEE Transactions on, vol. 29, 
pp. 2750-2763, 2014. 
[27] F. Liccardo, P. Marino, and G. Raimondo, "Robust and Fast Three-Phase PLL 
Tracking System," Industrial Electronics, IEEE Transactions on, vol. 58, pp. 
221-231, 2011. 
[28] K. Young and R. A. Dougal, "SRF-PLL with dynamic center frequency for 
improved phase detection," in Clean Electrical Power, 2009 International 
Conference on, 2009, pp. 212-216. 
[29] B. Indu Rani, C. K. Aravind, G. Saravana Ilango, and C. Nagamani, "A three 
phase PLL with a dynamic feed forward frequency estimator for 
synchronization of grid connected converters under wide frequency 
variations," International Journal of Electrical Power & Energy Systems, vol. 
41, pp. 63-70, 2012. 
[30] N. Ama, R. Destro, W. Komatsu, F. Kassab, and L. Matakas, "PLL 
performance under frequency fluctuation-compliance with standards for 
distributed generation connected to the grid," in Innovative Smart Grid 
Technologies Latin America (ISGT LA), 2013 IEEE PES Conference On, 
2013, pp. 1-6. 
[31] W. Liang, J. Qirong, H. Lucheng, Z. Chunpeng, and W. Yingdong, "A Novel 
Phase-Locked Loop Based on Frequency Detector and Initial Phase Angle 
Detector," Power Electronics, IEEE Transactions on, vol. 28, pp. 4538-4549, 
2013. 
[32] E. Robles, S. Ceballos, J. Pou, Marti, x, J. L. n, et al., "Variable-Frequency 
Grid-Sequence Detector Based on a Quasi-Ideal Low-Pass Filter Stage and a 
Phase-Locked Loop," Power Electronics, IEEE Transactions on, vol. 25, pp. 
2552-2563, 2010. 
Bibliography 199 
 [33] A. M. Salamah, S. J. Finney, and B. W. Williams, "Three-phase phase-lock 
loop for distorted utilities," Electric Power Applications, IET, vol. 1, pp. 937-
945, 2007. 
[34] I. Carugati, P. Donato, S. Maestri, D. Carrica, and M. Benedetti, "Frequency 
Adaptive PLL for Polluted Single-Phase Grids," Power Electronics, IEEE 
Transactions on, vol. 27, pp. 2396-2404, 2012. 
[35] I. Carugati, S. Maestri, P. G. Donato, D. Carrica, and M. Benedetti, "Variable 
Sampling Period Filter PLL for Distorted Three-Phase Systems," Power 
Electronics, IEEE Transactions on, vol. 27, pp. 321-330, 2012. 
[36] P. Rodriguez, A. Luna, R. S. Munoz-Aguilar, I. Etxeberria-Otadui, R. 
Teodorescu, and F. Blaabjerg, "A Stationary Reference Frame Grid 
Synchronization System for Three-Phase Grid-Connected Power Converters 
Under Adverse Grid Conditions," Power Electronics, IEEE Transactions on, 
vol. 27, pp. 99-112, 2012. 
[37] P. Rodriguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, 
"Multiresonant Frequency-Locked Loop for Grid Synchronization of Power 
Converters Under Distorted Grid Conditions," Industrial Electronics, IEEE 
Transactions on, vol. 58, pp. 127-138, 2011. 
[38] C. H. G. Santos, R. V. Ferreira, S. M. C. Silva, and B. J. C. Filho, "Fourier-
Based PLL Applied for Selective Harmonic Estimation in Electric Power 
Systems," Journal of Power Electronics, vol. 13, 2013. 
[39] J. Matas, M. Castilla, j. miret, L. Garcia de Vicuna, and R. Guzman, "An 
Adaptive Prefiltering Method to Improve the Speed/Accuracy Tradeoff of 
Voltage Sequence Detection Methods Under Adverse Grid Conditions," 
Industrial Electronics, IEEE Transactions on, vol. 61, pp. 2139-2151, 2014. 
[40] M. P. Kazmierkowski and L. Malesani, "Current control techniques for three-
phase voltage-source PWM converters: a survey," Industrial Electronics, 
IEEE Transactions on, vol. 45, pp. 691-703, 1998. 
[41] R. C. Dorf and R. H. Bishop, Modern Control Systems: Pearson Prentice Hall, 
2011. 
[42] J. R. Massing, L. A. Maccari Jr, V. F. Montagner, H. Pinheiro, C. Rech, and 
R. C. Oliveira, "Robust State Feedback Current Controller Applied to 
Converters Connected to the Grid Through LCL Filters," in Anais do XIX 
Congresso Brasileiro de Automática, CBA 2012, 2012, pp. 1039-1046. 
[43] H. Long, L. Bin, L. Zhengyu, H. Lijun, and L. Tolbert, "PR controller for 
grid-connected inverter control using direct pole placement strategy," in 
Industrial Electronics (ISIE), 2012 IEEE International Symposium on, 2012, 
pp. 469-474. 
[44] X. Mingyu, Z. Yu, K. Yong, Y. Yongxian, L. Shuming, and L. Fangrui, "Full 
Feedforward of Grid Voltage for Discrete State Feedback Controlled Grid-
200 Bibliography 
  
Connected Inverter With LCL Filter," Power Electronics, IEEE Transactions 
on, vol. 27, pp. 4234-4247, 2012. 
[45] Z. Yongpeng, X. Chao, Z. Jian, and G. Liping, "Inverter synchronization 
control with Internal Model Principle," in Electric Machines & Drives 
Conference (IEMDC), 2011 IEEE International, 2011, pp. 1265-1269. 
[46] J. R. Massing, H. Pinheiro, V. F. Montagner, and R. C. L. F. Oliveira, "Robust 
current control of grid-connected converters with LCL-filter," in Power 
Electronics Conference (COBEP), 2011 Brazilian, 2011, pp. 244-248. 
[47] A. L. de Heredia, H. Gaztanaga, I. Etxeberria-Otadui, S. Bacha, and X. 
Guillaud, "Analysis of Multi-Resonant Current Control Structures and Tuning 
Methods," in IEEE Industrial Electronics, IECON 2006 - 32nd Annual 
Conference on, 2006, pp. 2156-2161. 
[48] A. T. L. Lee and P. C. H. Chan, "Adaptive prediction in digitally controlled 
buck converter with fast load transient response," in Control and Modeling for 
Power Electronics (COMPEL), 2012 IEEE 13th Workshop on, 2012, pp. 1-7. 
[49] Y. A. R. I. Mohamed and E. F. El-Saadany, "Robust High Bandwidth 
Discrete-Time Predictive Current Control with Predictive Internal Model—A 
Unified Approach for Voltage-Source PWM Converters," Power Electronics, 
IEEE Transactions on, vol. 23, pp. 126-136, 2008. 
[50] S. Bibian and J. Hua, "Time delay compensation of digital control for DC 
switchmode power supplies using prediction techniques," Power Electronics, 
IEEE Transactions on, vol. 15, pp. 835-842, 2000. 
[51] P. Cortes, J. Rodriguez, C. Silva, and A. Flores, "Delay Compensation in 
Model Predictive Current Control of a Three-Phase Inverter," Industrial 
Electronics, IEEE Transactions on, vol. 59, pp. 1323-1325, 2012. 
[52] J. Rodriguez, J. Pontt, C. A. Silva, P. Correa, P. Lezana, P. Cortes, et al., 
"Predictive Current Control of a Voltage Source Inverter," Industrial 
Electronics, IEEE Transactions on, vol. 54, pp. 495-503, 2007. 
[53] K. Nishida, T. Ahmed, and M. Nakaoka, "A Novel Finite-Time Settling 
Control Algorithm Designed for Grid-Connected Three-Phase Inverter With 
an LCL-Type Filter," Industry Applications, IEEE Transactions on, vol. 50, 
pp. 2005-2020, 2014. 
[54] K. Nishida, T. Ahmed, M. Nakaoka, and M. Rukonuzzaman, "A robust 
deadbeat current control method by using adaptive predictor for single-phase 
voltage source active power filter," in Industrial Electronics Society, 2003. 
IECON '03. The 29th Annual Conference of the IEEE, 2003, pp. 1643-1648 
Vol.2. 
[55] T. Huu-Phuc, M. F. Rahman, and C. Grantham, "Time Delay Compensation 
For A DSP-Based Current-Source Converter Using Observer-Predictor 
Controller," in Power Electronics and Drive Systems, 2007. PEDS '07. 7th 
International Conference on, 2007, pp. 1091-1096. 
Bibliography 201 
 [56] Y. Mingjie, C. Jianan, Y. Min, and S. Jin, "Internal model control strategy for 
SPWM inverter based on dynamic matrix control algorithm," in Power 
Electronics and Motion Control Conference, 2009. IPEMC '09. IEEE 6th 
International, 2009, pp. 1752-1756. 
[57] C.-x. Chen and Y.-x. Xie, "A Simplified Predictive Current Control for 
Voltage Source Inverter," in Electrical and Control Engineering (ICECE), 
2010 International Conference on, 2010, pp. 3231-3236. 
[58] Y. del Valle, G. K. Venayagamoorthy, S. Mohagheghi, J. C. Hernandez, and 
R. G. Harley, "Particle Swarm Optimization: Basic Concepts, Variants and 
Applications in Power Systems," Evolutionary Computation, IEEE 
Transactions on, vol. 12, pp. 171-195, 2008. 
[59] F. C. Lu and Y. Y. Hsu, "Reactive power/voltage control in a distribution 
substation using dynamic programming," Generation, Transmission and 
Distribution, IEE Proceedings-, vol. 142, pp. 639-645, 1995. 
[60] E. Diaz-Dorado, E. Miguez, and J. Cidras, "Design of large rural low-voltage 
networks using dynamic programming optimization," Power Systems, IEEE 
Transactions on, vol. 16, pp. 898-903, 2001. 
[61] E. Diaz-Dorado and J. C. Pidre, "Optimal planning of unbalanced networks 
using dynamic programming optimization," Power Systems, IEEE 
Transactions on, vol. 19, pp. 2077-2085, 2004. 
[62] N. Khalesi, N. Rezaei, and M. R. Haghifam, "DG allocation with application 
of dynamic programming for loss reduction and reliability improvement," 
International Journal of Electrical Power & Energy Systems, vol. 33, pp. 288-
295, 2011. 
[63] D. P. Bertsekas, Dynamic programming and optimal control, 3rd ed. vol. I. 
Athena Scientific Belmont, MA, 2007. 
[64] D. E. Goldberg, Genetic Algorithms in Search, Optimization and Machine 
Learning: Addison-Wesley Longman Publishing Co., Inc., 1989. 
[65] J. Aghaei, K. M. Muttaqi, A. Azizivahed, and M. Gitizadeh, "Distribution 
expansion planning considering reliability and security of energy using 
modified PSO (Particle Swarm Optimization) algorithm," Energy, vol. 65, pp. 
398-411, 2014. 
[66] A. Abeygunawardana, A. Arefi, and G. Ledwich, "An efficient forward-
backward algorithm to MSDEPP including batteries and voltage control 
devices," in PES General Meeting | Conference & Exposition, 2014 IEEE, 
2014, pp. 1-5. 
[67] G. Pranava and P. V. Prasad, "Constriction Coefficient Particle Swarm 
Optimization for Economic Load Dispatch with valve point loading effects," 
in Power, Energy and Control (ICPEC), 2013 International Conference on, 
2013, pp. 350-354. 
202 Bibliography 
  
[68] P. Phonrattanasak, "Optimal placement of DG using multiobjective particle 
swarm optimization," in Mechanical and Electrical Technology (ICMET), 
2010 2nd International Conference on, 2010, pp. 342-346. 
[69] J. Kennedy, "The particle swarm: social adaptation of knowledge," in 
Evolutionary Computation, 1997., IEEE International Conference on, 1997, 
pp. 303-308. 
[70] H. Xiaohui, S. Yuhui, and R. Eberhart, "Recent advances in particle swarm," 
in Evolutionary Computation, 2004. CEC2004. Congress on, 2004, pp. 90-97 
Vol.1. 
[71] S. Yuhui and R. Eberhart, "A modified particle swarm optimizer," in 
Evolutionary Computation Proceedings, 1998. IEEE World Congress on 
Computational Intelligence., The 1998 IEEE International Conference on, 
1998, pp. 69-73. 
[72] M. Clerc and J. Kennedy, "The particle swarm - explosion, stability, and 
convergence in a multidimensional complex space," Evolutionary 
Computation, IEEE Transactions on, vol. 6, pp. 58-73, 2002. 
[73] R. C. Eberhart and Y. Shi, "Comparing inertia weights and constriction factors 
in particle swarm optimization," in Evolutionary Computation, 2000. 
Proceedings of the 2000 Congress on, 2000, pp. 84-88 vol.1. 
[74] K. E. Parsopoulos and M. N. Vrahatis, "Recent approaches to global 
optimization problems through particle swarm optimization," Natural 
computing, vol. 1, pp. 235-306, 2002. 
[75] S. Naka, T. Genji, T. Yura, and Y. Fukuyama, "A hybrid particle swarm 
optimization for distribution state estimation," Power Systems, IEEE 
Transactions on, vol. 18, pp. 60-68, 2003. 
[76] M. Lovbjerg, T. K. Rasmussen, and T. Krink, "Hybrid particle swarm 
optimiser with breeding and subpopulations," in Proceedings of the Genetic 
and Evolutionary Computation Conference, 2001, pp. 469-476. 
[77] A. A. El-Dib, H. K. M. Youssef, M. M. El-Metwally, and Z. Osman, "Load 
flow solution using hybrid particle swarm optimization," in Electrical, 
Electronic and Computer Engineering, 2004. ICEEC '04. 2004 International 
Conference on, 2004, pp. 742-746. 
[78] J. V. Milanovic and Z. Yan, "Global Minimization of Financial Losses Due to 
Voltage Sags With FACTS Based Devices," Power Delivery, IEEE 
Transactions on, vol. 25, pp. 298-306, 2010. 
[79] C. S. Chang and Y. Zhemin, "Distributed mitigation of voltage sag by optimal 
placement of series compensation devices based on stochastic assessment," 
Power Systems, IEEE Transactions on, vol. 19, pp. 788-795, 2004. 
[80] M. Mohammadi, "Voltage Dip Rating Reduction Based Optimal Location of 
DVR for Reliability Improvement of Electrical Distribution System," 
Bibliography 203 
 International Research Journal of Applied and Basic Sciences, vol. 4, pp. 
3493-3500, 2013. 
[81] F. Pilo, G. Pisano, and G. G. Soma, "Optimal placement of custom power 
devices to mitigate voltage dips in distribution networks," in Harmonics and 
Quality of Power, 2008. ICHQP 2008. 13th International Conference on, 
2008, pp. 1-7. 
[82] M. Farhoodnea, A. Mohamed, and H. Shareef, "Power quality enhancement in 
distribution systems by optimal placement of dynamic voltage restorer," in 
Research and Development (SCOReD), 2013 IEEE Student Conference on, 
2013, pp. 111-115. 
[83] R. O'Gorman and M. A. Redfern, "Voltage control problems on modern 
distribution systems," in Power Engineering Society General Meeting, 2004. 
IEEE, 2004, pp. 662-667 Vol.1. 
[84] "IEEE Recommended Practice for Utility Interface of Photovoltaic (PV) 
Systems," in IEEE Std 929-2000, ed, 2000. 
[85] T. J. T. Hashim, A. Mohamed, and H. Shareef, "A review on voltage control 
methods for active distribution networks," PRZEGLAD 
ELEKTROTECHNICZNY (Electrical review). R, vol. 88, 2012. 
[86] S. Toma, T. Senjyu, Y. Miyazato, A. Yona, K. Tanaka, and K. Chul-Hwan, 
"Decentralized voltage control in distribution system using neural network," 
in Power and Energy Conference, 2008. PECon 2008. IEEE 2nd 
International, 2008, pp. 1557-1562. 
[87] T. Xu and P. Taylor, "Voltage control techniques for electrical distribution 
networks including distributed generation," in Proceedings of the 17th World 
Congress The International Federation of Automatic Control, Seoul, 2008. 
[88] G. Mokhtari, G. Nourbakhsh, and A. Ghosh, "Smart Coordination of Energy 
Storage Units (ESUs) for Voltage and Loading Management in Distribution 
Networks," Power Systems, IEEE Transactions on, vol. 28, pp. 4812-4820, 
2013. 
[89] K. Turitsyn, P. Sulk, S. Backhaus, and M. Chertkov, "Distributed control of 
reactive power flow in a radial distribution circuit with high photovoltaic 
penetration," in Power and Energy Society General Meeting, 2010 IEEE, 
2010, pp. 1-6. 
[90] W. Freitas, J. C. M. Vieira, A. Morelato, and X. Wilsun, "Influence of 
excitation system control modes on the allowable penetration level of 
distributed synchronous generators," Energy Conversion, IEEE Transactions 
on, vol. 20, pp. 474-480, 2005. 
[91] F. A. Viawan and D. Karlsson, "Coordinated voltage and reactive power 
control in the presence of distributed generation," in Power and Energy 
Society General Meeting - Conversion and Delivery of Electrical Energy in 
the 21st Century, 2008 IEEE, 2008, pp. 1-6. 
204 Bibliography 
  
[92] J. Parmar. (2011). How reactive power is helpful to maintain a system healthy. 
Available: http://electrical-engineering-portal.com/how-reactive-power-is-
helpful-to-maintain-a-system-healthy/ 
[93] A. Ghosh and G. Ledwich, "Compensation of distribution system voltage 
using DVR," Power Delivery, IEEE Transactions on, vol. 17, pp. 1030-1036, 
2002. 
[94] R. Gupta, A. Ghosh, and A. Joshi, "Performance Comparison of VSC-Based 
Shunt and Series Compensators Used for Load Voltage Control in 
Distribution Systems," Power Delivery, IEEE Transactions on, vol. 26, pp. 
268-278, 2011. 
[95] C. Dai and Y. Baghzouz, "On the voltage profile of distribution feeders with 
distributed generation," in Power Engineering Society General Meeting, 2003, 
IEEE, 2003, p. 1140 Vol. 2. 
[96] L. Xiaohu, A. Aichhorn, L. Liming, and L. Hui, "Coordinated Control of 
Distributed Energy Storage System With Tap Changer Transformers for 
Voltage Rise Mitigation Under High Photovoltaic Penetration," Smart Grid, 
IEEE Transactions on, vol. 3, pp. 897-906, 2012. 
[97] T. E. Kim and J. E. Kim, "Voltage regulation coordination of distributed 
generation system in distribution system," in Power Engineering Society 
Summer Meeting, 2001, 2001, pp. 480-484 vol.1. 
[98] R. Tonkoski, L. A. C. Lopes, and T. H. M. El-Fouly, "Coordinated Active 
Power Curtailment of Grid Connected PV Inverters for Overvoltage 
Prevention," Sustainable Energy, IEEE Transactions on, vol. 2, pp. 139-147, 
2011. 
[99] J. Hyunsik, L. Ilyong, H. Byung-Moon, and C. Hanju, "A dynamic voltage 
restorere with a selective harmonic mitigation and robust peak detection," in 
Applied Power Electronics Conference and Exposition (APEC), 2013 Twenty-
Eighth Annual IEEE, 2013, pp. 972-977. 
[100] M. J. Newman, D. G. Holmes, J. G. Nielsen, and F. Blaabjerg, "A dynamic 
voltage restorer (DVR) with selective harmonic compensation at medium 
voltage level," Industry Applications, IEEE Transactions on, vol. 41, pp. 
1744-1753, 2005. 
[101] B. Singh and S. R. Arya, "Design and control of a DSTATCOM for power 
quality improvement using cross correlation function approach," International 
Journal of Engineering, Science and Technology, vol. 4, pp. 74-86, 2012. 
[102] H. Jinwei, L. Yun Wei, F. Blaabjerg, and W. Xiongfei, "Active Harmonic 
Filtering Using Current-Controlled, Grid-Connected DG Units With Closed-
Loop Power Control," Power Electronics, IEEE Transactions on, vol. 29, pp. 
642-653, 2014. 
Bibliography 205 
 [103] H. Jinwei, L. Yun Wei, and M. S. Munir, "A Flexible Harmonic Control 
Approach Through Voltage-Controlled DG-Grid Interfacing Converters," 
Industrial Electronics, IEEE Transactions on, vol. 59, pp. 444-455, 2012. 
[104] L. Guzzella, "Discrete Time Control Systems," ed. ETH Zurich, 2013. 
[105] J. C. Whitaker, The Electronics Handbook, 2nd ed.: CRC Press, 2005. 
[106] T. Instrument, "C28x Floating Point Unit fastRTS Library, SPRCA75," ed: 
Texas Instrument Incorporated, 2010. 
[107] P. Rodriguez, A. Luna, M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, 
"Advanced Grid Synchronization System for Power Converters under 
Unbalanced and Distorted Operating Conditions," in IEEE Industrial 
Electronics, IECON 2006 - 32nd Annual Conference on, 2006, pp. 5173-5178. 
[108] P. Rodriguez, A. Luna, I. Etxeberria, J. R. Hermoso, and R. Teodorescu, 
"Multiple second order generalized integrators for harmonic synchronization 
of power converters," in Energy Conversion Congress and Exposition, 2009. 
ECCE 2009. IEEE, 2009, pp. 2239-2246. 
[109] N. J. Higham, Accuracy and stability of numerical algorithms: Siam, 2002. 
[110] M. Chawla, A. Rajvanshy, A. Ghosh, and A. Joshi, "Distribution bus voltage 
control using DVR under the supply frequency variations," in Power India 
Conference, 2006 IEEE, 2006, p. 6 pp. 
[111] J. G. Nielsen, "Design and control of a dynamic voltage restorer," PhD, 
Institute of Energy Technology, Aalborg University, 2002. 
[112] M. F. Kangarlu, S. H. Hosseini, E. Babaei, and A. Khoshkbar Sadigh, 
"Transformerless DVR topology based on multilevel inverter with reduced 
number of switches," in Power Electronic & Drive Systems & Technologies 
Conference (PEDSTC), 2010 1st, 2010, pp. 371-375. 
[113] M. I. Marei, A. B. Eltantawy, and A. A. El-Sattar, "An energy optimized 
control scheme for a transformerless DVR," Electric Power Systems 
Research, vol. 83, pp. 110-118, 2012. 
[114] B. H. Li, S. S. Choi, and D. M. Vilathgamuwa, "Transformerless dynamic 
voltage restorer," Generation, Transmission and Distribution, IEE 
Proceedings-, vol. 149, pp. 263-273, 2002. 
[115] C. Po-Tai, C. Wei-Ting, C. Yu-Hsing, N. Chia-Long, and L. Jarsun, "A 
Transformer Inrush Mitigation Method for Series Voltage Sag 
Compensators," Power Electronics, IEEE Transactions on, vol. 22, pp. 1890-
1899, 2007. 
[116] L. A. Moran, I. Pastorini, J. Dixon, and R. Wallace, "A fault protection 
scheme for series active power filters," Power Electronics, IEEE Transactions 
on, vol. 14, pp. 928-938, 1999. 
206 Bibliography 
  
[117] S. Zhikang, Y. Peng, Z. J. Shen, T. Chunming, J. Fei, and C. Ying, "Design 
Considerations of a Fault Current Limiting Dynamic Voltage Restorer (FCL-
DVR)," Smart Grid, IEEE Transactions on, vol. 6, pp. 14-25, 2015. 
[118] M. J. Newman and D. G. Holmes, "An integrated approach for the protection 
of series injection inverters," Industry Applications, IEEE Transactions on, 
vol. 38, pp. 679-687, 2002. 
[119] S. W. Middlekauff and E. R. Collins, "System and customer impact: 
considerations for series custom power devices," Power Delivery, IEEE 
Transactions on, vol. 13, pp. 278-282, 1998. 
[120] K. Hyosung and K. Kyoung-Hwan, "Filter design for grid connected PV 
inverters," in Sustainable Energy Technologies, 2008. ICSET 2008. IEEE 
International Conference on, 2008, pp. 1070-1075. 
[121] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-
based three-phase active rectifier," Industry Applications, IEEE Transactions 
on, vol. 41, pp. 1281-1291, 2005. 
[122] C. Byung-Geuk and S. Seung-Ki, "LCL filter design for grid-connected 
voltage-source converters in high power systems," in Energy Conversion 
Congress and Exposition (ECCE), 2012 IEEE, 2012, pp. 1548-1555. 
[123] S. Koskie, "ECE595 Discrete-Time Control Systems," ed. Indiana University–
Purdue University Indianapolis, 2005. 
[124] D. Sera, T. Kerekes, M. Lungeanu, P. Nakhost, R. Teodorescu, G. K. 
Andersen, et al., "Low-cost digital implementation of proportional-resonant 
current controllers for PV inverter applications using delta operator," in 
Industrial Electronics Society, 2005. IECON 2005. 31st Annual Conference of 
IEEE, 2005, p. 6 pp. 
[125] T. Kato, K. Inoue, and Y. Donomoto, "Fast current-tracking control for grid-
connected inverter with an LCL filter by sinusoidal compensation," in Energy 
Conversion Congress and Exposition (ECCE), 2011 IEEE, 2011, pp. 2543-
2548. 
[126] M. Monfared, S. Golestan, and J. M. Guerrero, "Analysis, Design, and 
Experimental Verification of a Synchronous Reference Frame Voltage 
Control for Single-Phase Inverters," Industrial Electronics, IEEE 
Transactions on, vol. 61, pp. 258-269, 2014. 
[127] W. Xiaojie, L. Xiaoqiang, Y. Xibo, and G. Yiwen, "Grid Harmonics 
Suppression Scheme for LCL-Type Grid-Connected Inverters Based on 
Output Admittance Revision," Sustainable Energy, IEEE Transactions on, 
vol. 6, pp. 411-421, 2015. 
[128] B. P. Lathi, Linear systems and signals: Oxford University Press, 2009. 
Bibliography 207 
 [129] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. C. Loh, "Proportional-
resonant controllers and filters for grid-connected voltage-source converters," 
Electric Power Applications, IEE Proceedings, vol. 153, pp. 750-762, 2006. 
[130] J. Kauraniemi, T. I. Laakso, I. Hartimo, and S. J. Ovaska, "Delta operator 
realizations of direct-form IIR filters," Circuits and Systems II: Analog and 
Digital Signal Processing, IEEE Transactions on, vol. 45, pp. 41-52, 1998. 
[131] C. L. Masters, "Voltage rise: the big issue when connecting embedded 
generation to long 11 kV overhead lines," Power Engineering Journal, vol. 
16, pp. 5-12, 2002. 
[132] G. Koutitas, "Control of Flexible Smart Devices in the Smart Grid," Smart 
Grid, IEEE Transactions on, vol. 3, pp. 1333-1343, 2012. 
[133] T. Jen-Hao, "A direct approach for distribution system load flow solutions," 
Power Delivery, IEEE Transactions on, vol. 18, pp. 882-887, 2003. 
[134] T. Thakur and J. Dhiman, "A New Approach to Load Flow Solutions for 
Radial Distribution System," in Transmission & Distribution Conference and 
Exposition: Latin America, 2006. TDC '06. IEEE/PES, 2006, pp. 1-6. 
[135] F. C. D. L. Rosa, Harmonics, Power Systems, and Smart Grids, Second 
Edition citation, 2nd ed.: CRC Press, 2015. 
[136] Y. del Valle, R. G. Harley, and G. K. Venayagamoorthy, "Comparison of 
Enhanced-PSO and Classical Optimization Methods: A Case Study for 
STATCOM Placement," in Intelligent System Applications to Power Systems, 
2009. ISAP '09. 15th International Conference on, 2009, pp. 1-7. 
[137] A. K. Sadigh and K. M. Smedley, "Review of voltage compensation methods 
in dynamic voltage restorer (DVR)," in Power and Energy Society General 
Meeting, 2012 IEEE, 2012, pp. 1-8. 
[138] M. Sharanya, B. Basavaraja, and M. Sasikala, "An Overview of Dynamic 
Voltage Restorer for Voltage Profile Improvement," International Journal of 
Engineering and Advanced Technology (IJEAT) ISSN, pp. 2249-8958, 2012. 
[139] A. Pakharia and M. Gupta, "Dynamic voltage restorer for compensation of 
voltage sag and swell: a literature review," International Journal of Advances 
in Engineering & Technology, vol. 4, pp. 347-355, 2012. 
[140] S. M. Ami, "Power quality improvements in low voltage distribution networks 
containing distributed energy resources," PhD, School of Electrical 
Engineering and Computer Science, Queensland University of Technology 
(QUT), 2015. 
[141] M. Karimi-Ghartemani, "A novel three-phase magnitude-phase-locked loop 
system," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 
53, pp. 1792-1802, 2006. 
 
208 Bibliography 
  
Appendices 
 Appendix A
Typhoon HIL and DSP interfacing 
Typhoon HIL400 emulator in Figure A.1 is an embedded HIL system for 
testing and rapid prototyping of PV inverters, active filters, motor drives and wind 
turbine converters. It offers a real-time HIL emulation system with 500 ns to 2 μs 
simulation time step as well as industrial controllers for power electronics. It can 
emulate power electronic components provided in its library including passive 
components, current and voltage sources, contactors, power switches, transformers 
and electric motors. It also provides 16 analogue output, 8 analogue inputs, 32 digital 
inputs, and 32 digital outputs for interfacing the emulated and control signals to the 
DSP control platform. Digital inputs of emulator can receive power switch gate 
signals and contactor commands from the controller, and analogue outputs can send 
the emulated signals to the controller. 
The sources generate voltage and current signals which are used in the simulation 
and can also be sent to the analogue outputs. Their values can be configures as 
constant, AC with harmonics or arbitrary. In the arbitrary mode, a repetitive signal 
can be generated by listing the samples of one repetition of the desired signal in a 
text file. 
Building the power electronics system model and performing test scenarios can be 
achieved as follows: 
1. Defining converter model in the schematic editor and compiling circuit. 
2. Running the model from the simulation control centre and changing sources, 
toggling contactors, loading machines as well as interfacing the emulated 
signals to TI DSP control platform via analogue and digital input and outputs. 
3. Compiling, programming and running the TI DSP with desired control 
software. 
4. Exploring emulated signals with external oscilloscope. 
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 (a)  
(b)  
Figure A.1 HIL emulation system, (a) pictured and (b) diagram [Courtesy of Typhoon HIL Inc.] 
HIL DSP Interface 
Typhoon HIL DSP Interface (TI Docking Station) in Figure A.2 is built for a 
family of TI DIMM 100 DSP cards (F280x and F2833x) to interface the TI controller 
to the Typhoon HIL emulator. All digital and analogue signals from/to HIL DSP 
Interface are routed directly between HIL analogue and digital I/O pins and TI 
controller. All HIL analog/digital I/O pins are also physically accessible via headers. 
In addition, the docking station contains on-board peripherals and external 
connectors for monitoring and debugging. It also features: 
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• JTAG connector with voltage level selection. 
• 5 LEDs and 4 slide switches connected to HIL. 
• 4 LEDs and 3 push buttons connected to TI DSP. 
• BNC connectors for monitoring analogue outputs. 
• Sixteen analogue outputs from HIL scaled from ±5V to DSP’s 0-3 V. Eight 
of them can be configured to scale HIL’s 0-5 V to DSP’s 0-3 V (unipolar). 
Practically, the analogue output range is ±4.5 V. 
(a)
(b)  
Figure A.2 TI Docking Station, (a) picture and (b) block diagram [Courtesy of Typhoon HIL Inc.] 
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 Figure A.3 depicts an example for control system development by emulating a grid-
interfaced inverter and interfacing the analogue and digital signals to the TI Docking 
Station. 
 
Figure A.3 HIL emulation system for a grid-interfaced inverter [Courtesy of Typhoon HIL Inc.] 
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